[T10] 22-110-r1

[Bill Martin]

Gerry:

This has removed all SHALL requirements. The following should be re-worded:

If the RWWP bit is set to zero and:
a) type 1 protection is enabled, then the device server:
A) should write the least significant four bytes of each LBA; or
B) may write a value of FFFF_FFFFh, if the ATO bit is set to one in the Control mode page (see SPC-6),

This should be:
If the RWWP bit is set to zero:
a) type 1 protection is enabled, and the ATO bit is set to zero in the Control mode page (see SPC-6), then the device server shall write the least significant four bytes of each LBA; and
b) type 1 protection is enabled, and the ATO bit is set to one in the Control mode page, then the device server:
A) should write the least significant four bytes of each LBA; or
B) may write a value of FFFF_FFFFh,

Bill Martin

Chair INCITS T10
Co-Chair SNIA Technical Council

Chair SNIA CMSI

NVMe Board of Directors
SSD I/O Standards
Samsung Semiconductor, Inc.
Cell (408) 499-1839

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://www.t10.org/pipermail/t10/attachments/20230331/a35f51f0/attachment.html>