Proposal posted: SAS-3 addition of POWER DISABLE

Chuck Gibson Chuck.Gibson at
Thu Aug 16 15:16:10 PDT 2012

Formatted message: <a href="">HTML-formatted message</a>

Is there an external pull-down on the POWER DISABLE line, or does the SAS
target device need to provide one?
Table 69 specifies the maximum value for Asserted current (power disabled) as
5.0uA, which doesn't allow for much of a pull-down.
What would be the behavior if a SAS target device supporting POWER DISABLE is
plugged into a legacy backplane?
Chuck Gibson
From: owner-t10 at [mailto:owner-t10 at] On Behalf Of Alvin Cox
Sent: Thursday, August 16, 2012 9:33 AM
To: T10 Reflector
Subject: Proposal posted: SAS-3 addition of POWER DISABLE
This proposal changes the functions of P1, P2, and P3 from 3.3V. The signal
assignment of these pins have been changed by other standards that intermate
with SAS connectors. Please review this proposal. The proposal may be
downloaded at:
This proposal was introduced on the 8/16/12 SAS PHY call and will be the
first discussion item on the 8/23/12 SAS PHY call.
This proposal documents the changes associated with the addition of POWER
DISABLE to SAS-3. This function provides a means for the SAS target device
with a SAS Drive plug connector or SAS MultiLink Drive plug connector to
remove D.C. power (+5V and +12V) from the drive circuitry when the power
disable signal is driven high by the system. The POWER DISABLE signal is
specified on P3. If POWER DISABLE is not supported, P3 shall be not
connected. P1 and P2 are shorted together to provide the same connection as
on SAS drives compliant with versions of the SAS standard previous to SAS-3,
and to be consistent with the recommended implementation specified by SATA
since P1 and P2 have been retired and P3 may implement DEVSLP. The functional
polarity of POWER DISABLE is consistent with DEVSLP if the DEVSLP function is
 Extensive research was done prior to drafting this proposal with respect to
system implementation on P1, P2, and P3. No instances were found where
systems provided 3.3V power to these pins. Maintaining the connection of P1
to P2 provided the widest support of legacy implementations that used the
pins for functionality not specified by the SAS standard.
Alvin Cox
Seagate Technology, LLC
Cell 405-206-4809
Office 405-392-3738
E-Mail	alvin.cox at
PLEASE NOTE: The information contained in this electronic mail message is
intended only for the use of the designated recipient(s) named above. If the
reader of this message is not the intended recipient, you are hereby notified
that you have received this message in error and that any review,
dissemination, distribution, or copying of this message is strictly
prohibited. If you have received this communication in error, please notify
the sender by telephone or e-mail (as shown above) immediately and destroy
any and all copies of this message in your possession (whether hard copies or
electronically stored copies).

More information about the T10 mailing list