SES-2 Page 0x0A clarification

Samer Haija samer at vitesse.com
Mon Nov 22 16:06:51 PST 2004


* From the T10 Reflector (t10 at t10.org), posted by:
* Samer Haija <samer at vitesse.com>
*

--------------86101E96784557282658ED8A
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit

  
in ses2r09 

Section 6.1.13 defines the Device Element Status diag page. 


Imagine a 12 Phy expander with 4 drives attached, one 4-wide port
attached to an initiator, and another 4-wide port to a down-stream
expander. 
The question is how do the Device Element Status descriptors look like? 


>From 6.1.13.3: 
Are there six element descriptors (ignore other elements for now): four
for the drives, and one for each of the Initiator port, and the
expansion port to the next expander. 


If the element descriptor is associated with a wide port, then the NOT
ALL PHYS bit will get set whether all Phys are included in the
descriptor or not.  If the port being described is narrow, then the NOT
ALL PHYS bit = 0, and their is only one Phy descriptor. 


Is that the correct interpretation?  Any comments appreciated. 


Thank you, 
Samer 

-- 

Samer A. Haija (samer at vitesse.com)

Vitesse Semiconductor Corporation 

Ph:  (719) 867-6267

Fax: (719) 867-6203
 

--------------86101E96784557282658ED8A
Content-Type: text/html; charset=us-ascii
Content-Transfer-Encoding: 7bit

<!doctype html public "-//w3c//dtd html 4.0 transitional//en">

   
in ses2r09 Section 6.1.13 defines the Device Element Status diag page. Imagine a 12 Phy expander with 4 drives attached, one 4-wide port attached to an initiator, and another 4-wide port to a down-stream expander. 
The question is how do the Device Element Status descriptors look like? From 6.1.13.3: 
Are there six element descriptors (ignore other elements for now): four for the drives, and one for each of the Initiator port, and the expansion port to the next expander. If the element descriptor is associated with a wide port, then the NOT ALL PHYS bit will get set whether all Phys are included in the descriptor or not.  If the port being described is narrow, then the NOT ALL PHYS bit = 0, and their is only one Phy descriptor. Is that the correct interpretation?  Any comments appreciated. Thank you, 
Samer -- 
Samer A. Haija (samer at vitesse.com)
Vitesse Semiconductor Corporation 
Ph:  (719) 867-6267
Fax: (719) 867-6203  

--------------86101E96784557282658ED8A--




More information about the T10 mailing list