Error in training sequence in SPI-4 rev 0
gop at us.ibm.com
gop at us.ibm.com
Tue Jun 6 10:58:57 PDT 2000
* From the T10 Reflector (t10 at t10.org), posted by:
* gop at us.ibm.com
*
There is an error in section in section 10.8.4.2 of the SPI-4 spec, where
the training sequence is defined. This has to do with when section A begins
relative to the SEL signal. I believe the word (strikethrough: negating) (2
places) in the excerpts below should be asserting . This will be
corrected in rev 1.
10.8.4.2.2 DT DATA IN phase training pattern
The target shall indicate a training pattern is going to occur on a DT
DATA IN phase by:
1) negating the SEL signal a minimum of two system deskew delays before
changing the MSG, C/D,
and I/O signals, and
2) asserting the SEL signal a minimum of two system deskew delays after
asserting the MSG and I/O
signals and negating the C/D.
The target shall begin the A section of the training pattern no sooner
than two system deskew delays after
(strikethrough: negating) asserting the SEL signal. The target shall
transmit the following training pattern:
Start of A section;
1) disable precompensation;
2) simultaneously assert REQ, P1, and DB(15-0,P_CRCA) signals;
3) wait 32 transfer periods (e.g., 200 ns at fast-160);
4) simultaneously negate REQ, P1, and DB(15-0,P_CRCA) signals;
5) wait 32 transfer periods;
6) set precompensation to negotiated state;
7) negate SEL signal;
...
10.8.4.2.3 DT DATA OUT phase training pattern
The target shall request a training pattern on a DT DATA OUT phase by:
1) negating the SEL signal a minimum of two system deskew delays before
changing the MSG, C/D,
and I/O signals, and
2) asserting the SEL signal a minimum of two system deskew delays after
asserting the MSG signal
and negating the C/D and I/O signals.
The target shall begin the training pattern no sooner than two system
deskew delays after (strikethrough: negating) asserting the
SEL signal. The target shall transmit the following training pattern:
1) disable precompensation;
2) assert REQ and P_CRCA signals;
3) wait 32 transfer periods (e.g., 200 ns at fast-160);
4) negate REQ and P_CRCA signals;
5) wait 32 transfer periods (e.g., 200 ns at fast-160);
6) set precompensation to negotiated state;
7) negate SEL signal;
...
Bye for now,
George Penokie
Dept Z9V 114-2 N212
E-Mail: gop at us.ibm.com
Internal: 553-5208
External: 507-253-5208 FAX: 507-253-2880
*
* For T10 Reflector information, send a message with
* 'info t10' (no quotes) in the message body to majordomo at t10.org
More information about the T10
mailing list