Question on SAT re: translation of STANDBY

Gerry.Houlder at seagate.com Gerry.Houlder at seagate.com
Fri Jan 30 11:07:22 PST 2009


* From the T10 Reflector (t10 at t10.org), posted by:
* Gerry.Houlder at seagate.com
*
So lets take this one step further: after the timer is disabled, what
happens when another START STOP command causes the timer to be re-enabled?
The SATL will have to put some non-zero value in for the timer. Will the
SATL remember the previous value that used to be set for that timer so it
can be resent?
	     Mark Overby						   
	     <MOverby at nvidia.c						   
	     om>							To 
	     Sent by:		       "Bill.Martin at Emulex.Com" 	   
	     owner-t10 at t10.org	       <Bill.Martin at emulex.com>,	   
	     No Phone Info	       "t10 at t10.org" <t10 at t10.org>	   
	     Available							cc 
				       "Narayan.Ayalasomayajula at Emulex.Com 
				       "				   
	     01/30/2009 11:12	       <Narayan.Ayalasomayajula at emulex.com 
	     AM 		       >				   
								   Subject 
				       Re: Question on SAT re: translation 
				       of STANDBY			   
Issuing STANDBY IMMEDIATE forces the timer to be disable until you return
to the active state. (It has an equivalent behavior of the timer going to
zero immediately) (I’m excluding the unload feature of the standby
immediate for simplicity). So I believe it accomplishes what was expected.
Also, when that translation was first created – no timers were supported.
On 1/29/09 11:36 PM, "Bill.Martin at Emulex.Com" <Bill.Martin at Emulex.Com>
wrote:
      SAT2r6 states in table 45 that if the power condition is 03 – standby
      then “If the ATA flush command was sent (step 2) and completes
      without error, then the SATL shall send an ATA STANDBY IMMEDIATE
      command to the ATA device;”
      However, SBCr17 states that if a START STOP UNIT command is processed
      with the POWER CONDITION field set to ACTIVE, IDLE, or STANDBY, then:
      a) the logical unit shall transition to the specified power
      condition; and
      b) the device server shall disable the idle condition timer if it is
      active (see SPC-4) and disable the standby condition timer if it is
      active (see SPC-4) until another START STOP UNIT command is processed
      that returns control of the power condition to the logical unit, or a
      logical unit reset occurs.
      This requires disabling the standby condition timer. This would
      require setting the count field to zero in the STANDBY command sent
      to the ATA device.
      Was there a reason for not setting the count field to zero, or was
      this an oversight?  I did not find any comment addressing this in the
      letter ballot comments.
      Thanks,
      Bill Martin
      Emulex
      Office of Technology
      Industry Standards
      916 772-3658
      916 765-6875 (Cell)
      bill.martin at emulex.com
This email message is for the sole use of the intended recipient(s) and may
contain confidential information.  Any unauthorized review, use, disclosure
or distribution is prohibited.	If you are not the intended recipient,
please contact the sender by reply email and destroy all copies of the
original message.
*
* For T10 Reflector information, send a message with
* 'info t10' (no quotes) in the message body to majordomo at t10.org



More information about the T10 mailing list