Several people have asked me what the current sink for the I/O cells on an ATA interface chip should be when it is operating at 3.3v. The current ATA standard covers only 5v operation, and specifies a minimum of 12 mA. I know of at least one major AT chip manufacturer who is planning on sinking < 10 mA when at 3.3v.

Since both merchant ATA controller chip manufacturers and ASIC vendors may have to design new I/O cells for 3.3v operation, we should try to reach a consensus on this issue as soon as possible. I strongly suggest we put this on the agenda for the July ATA working group meeting on Monday. Since we will have the benefit of a number of representatives with silicon expertise at the SPI meeting, I also suggest we ask that group to bless on Tuesday what we decide on Monday.

If any interested party has feedback on this issue before the July working group, then I would appreciate them getting directly in contact with me at the numbers listed above. I will fax out this document with a cover letter to various people (cc to John) before the meeting to prime the pump for feedback.

Note that this issue is a major part of my Public Review comment concerning 3.3v operation with the ATA standard, but there may be other issues we have to also address in order for 3.3v operation to become a reality.