From: "Chuck Hill" <cphill@altaeng.com>
To: <t10@t10.org>
Subject: Calibration/Verification of Jitter Measuring Device
Date: Tue, 21 Aug 2007 08:04:54 -0600
X-Message-Number: 8002
Attachment #1: sas_jmd_calibration_v1.pdf

All,
Enclosed is a paper on calibration and verification of jitter measuring
devices.  It includes a procedure for setting a clock recovery circuit to
obtain reproducible results in the presence of low frequency phase noise.
Perhaps some of the material would be useful in your delibrations on the 6G
SAS specification.
Regards,
Chuck Hill