Subject: **Proposal for Enhanced Signalling to be included in SPI-4**

This revision of the proposal attempts to include all of the changes Seagate and at least some of the other T10 organizations are proposing for data transfers beyond those capabilities defined in SPI-3. Because of this, there may be some duplication of or adaptation of proposals from other T10 participants (e.g., Vince Bastiani's training pattern, Bill Petty's timing budget, Richard Moore's P1 phase change for data valid signalling, and Bruce Leshay's Ultra320 SCSI Calibration Protocol (00-133)).

Gene Milligan  
Director, Development Strategy  
Seagate Technology Inc.

p.s. Although the SPI-3 files were used, clause numbers, figure numbers, and table numbers are as FrameMaker determined and have not been synchronized exactly to SPI-3. New timing terms were placed at the end of the definitions rather than scattered alphabetically. Correcting these format differences could be fun and games for the SPI-4 technical editor. Since time to wrestle with FrameMaker was finite, some figure cleanup was left also for editor amusement. Finally the change bar formatting did not seem to be working.
Contents:

LVD driver characteristics 3
Adjust clause number to ballpark for clause 9 stuff 5
Adjust clause number to ballpark 6
Transmit ISI Precompensation 14
Receive Skew Compensation 14
Strobe offset tolerance 14
Net Receive Internal Setup and Hold times 14
DT data transfer calculations 19
DT synchronous data transfer 20
P1 Offset Control (Data pacing) 20
Fast=>80 Training Pattern 21
Deskewing 24
PARALLEL PROTOCOL REQUEST 24
Additional requirements for LVD SCSI drivers and receivers 32
System level requirements 32
Driver requirements 32
Driver requirements overview 33
Differential output voltage, VS 33
Offset (common-mode output) voltage, VCM 35
Short-circuit currents, IO-S and IO+S 35
Open-circuit output voltages, \( V_{O-\text{OC}} \) and \( V_{O+\text{OC}} \) 35
Output signal waveform 35
7 SCSI parallel interface electrical characteristics

7.0.1 LVD driver characteristics

The LVD driver shall provide balanced asymmetrical sources that provide current from positive supply voltage to one signal line while sinking the same current to ground from the other signal line as shown in figure 42. Diagonally opposite sources operate together to produce a signal assertion or a signal negation. An assertion is produced when positive supply voltage current is sourced from SOURCE 4 to the +SIGNAL line and SOURCE 2 sinks the same current from the -SIGNAL line to ground. A negation is produced when positive supply voltage current is sourced from SOURCE 1 to the -SIGNAL line and SOURCE 3 sinks the same current from the +SIGNAL line to ground.

During data transfer phases, if the transfer mode is one with the PPR FRC_SM (free running clock with skew management) bit set to one, the driver source current shall comply with precompensation requirements in Table (New 1). Nominal driver current is sourced to or from the SCSI Data bus line for the first data transfer time after a change in the data bus line state from asserted to negated or from negated to asserted. After a data transfer time from the last data bus line state change the current sourced to or from the SCSI Data bus line shall be cutback (reduced) (see A.2.1). The rules for precompensation shall apply to REQ, ACK, P1, P_CRCA as well as DB(15:0).

<table>
<thead>
<tr>
<th>First data bits</th>
<th>Cutback</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>10101010</td>
<td>Cutback first one and no cutback of overlined bold bits</td>
<td>Last bit of training is a one yielding 11 start</td>
</tr>
<tr>
<td>11011011</td>
<td>Cutback all but overlined bold bits and no cutback of overlined bold bits</td>
<td>Cutback once whenever bit value does not change</td>
</tr>
<tr>
<td>11100011</td>
<td>Cutback all but overlined bold bits and no cutback of overlined bold bits</td>
<td>Cutback once whenever bit value does not change</td>
</tr>
<tr>
<td>01010101</td>
<td>No cutback of overlined bold bits (all)</td>
<td>Last bit of training is a one yielding 10 start</td>
</tr>
<tr>
<td>00100100</td>
<td>Cutback all but overlined bold bits and no cutback of overlined bold bits</td>
<td>Cutback once whenever bit value does not change</td>
</tr>
<tr>
<td>00011100</td>
<td>Cutback all but overlined bold bits and no cutback of overlined bold bits</td>
<td>Cutback once whenever bit value does not change</td>
</tr>
</tbody>
</table>

Note: The state of a databus line, after training shall follow the above rules regardless of whether or not the state is qualified as valid or invalid (pause) by the P1 phase state. The training pattern shall also follow the precompensation rules.
Figure N.1 illustrates the transmitter drive strength technique.

![Diagram of transmitter drive strength technique]

a) Drivers without precompensation

![Diagram of drivers with precompensation]

b) Drivers with precompensation

Figure 42 - Illustration of the driver precompensation technique.
8 Adjust clause number to ballpark for clause 9 stuff

Table 29 - Transceiver/speed support map

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>LVD (ST)</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>LVD (DT)</td>
<td>no</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
</tbody>
</table>

Key:  yes = Transceiver/speed combination supported by this standard.  
      No = Transceiver/speed combination not supported by this standard.
9 Adjust clause number to ballpark

Table 30 - LVD maximum bus path length between terminators

<table>
<thead>
<tr>
<th>Interconnect</th>
<th>Maximum bus path length between terminators (meters)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Point-to-point interconnect</td>
<td>25</td>
</tr>
<tr>
<td>Multidrop interconnect</td>
<td>12</td>
</tr>
</tbody>
</table>

Proposer note: Table 29 was voted into SPI-4 at the 3/7/2000 meeting without a Note 1.
9.1 Adjust clause number to ballpark

9.2 Timing description

9.3 SCSI parallel bus timing values *(Table X and Y [formerly 30 & 31] not changed yet but will change or be deleted)*

**Old Table** SCSI bus data & information phase DT timing values

*(First Method is with timing specifications as measured at the SCSI bus connector.)*

**Potential new table** SCSI bus data & information phase DT timing values *(Fast-160 Second Method is with setup and hold timing specifications as if after deskewing and strobe offset.)*
### Table 31: SCSI Fast-160 Timing Budget Template

<table>
<thead>
<tr>
<th>Item</th>
<th>Fast-80 (Reference)</th>
<th>Fast-160</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Nominals:</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REQ(ACK) Period</td>
<td>25 ns</td>
<td>12,5 ns</td>
<td></td>
</tr>
<tr>
<td>Data transfer period</td>
<td>12,5 ns</td>
<td>6,25 ns</td>
<td></td>
</tr>
<tr>
<td>Ideal Setup/Hold</td>
<td>6,25 ns</td>
<td>3,125 ns</td>
<td></td>
</tr>
<tr>
<td><strong>Non-compensatable:</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REQ(ACK) period tolerance / 2</td>
<td>0,3 ns</td>
<td>0,06 ns</td>
<td>Tolerance of transmitter Note 1</td>
</tr>
<tr>
<td>Driver asymmetry</td>
<td>0,5 ns</td>
<td>0,50 ns</td>
<td></td>
</tr>
<tr>
<td>REQ(ACK) Driver asymmetry</td>
<td></td>
<td></td>
<td>Deleted due to double counting</td>
</tr>
<tr>
<td>Receiver asymmetry</td>
<td>0,5 ns</td>
<td>0,35 ns</td>
<td></td>
</tr>
<tr>
<td>REQ(ACK) Receiver asymmetry</td>
<td>0,5 ns</td>
<td></td>
<td>Deleted due to Double counting</td>
</tr>
<tr>
<td>System noise at launch</td>
<td>0,25 ns</td>
<td>0,25 ns</td>
<td>Time impact</td>
</tr>
<tr>
<td>System noise at receiver</td>
<td>0,25 ns</td>
<td>0,25 ns</td>
<td>Time impact</td>
</tr>
<tr>
<td>Near end Crosstalk</td>
<td>0,25 ns</td>
<td>0,6 ns</td>
<td>Time impact</td>
</tr>
<tr>
<td>Crosstalk</td>
<td></td>
<td></td>
<td>Deleted due to Double counting</td>
</tr>
<tr>
<td>Chip noise</td>
<td>0,1 ns</td>
<td>0,2 ns</td>
<td></td>
</tr>
<tr>
<td>Receiver amplitude skew</td>
<td>0,2 ns</td>
<td>0,2 ns</td>
<td>Post compensation delta</td>
</tr>
<tr>
<td>Clock jitter</td>
<td>0,5 ns</td>
<td>0,25 ns</td>
<td>Negative jitter only</td>
</tr>
<tr>
<td>Strobe offset tolerance</td>
<td>0,0 ns</td>
<td>0,5 ns</td>
<td></td>
</tr>
<tr>
<td>Residual Skew error</td>
<td>0,0 ns</td>
<td>0,3 ns</td>
<td>After skew compensation</td>
</tr>
<tr>
<td><strong>Non-compensatable total:</strong></td>
<td>3,1 ns</td>
<td>3,71 ns</td>
<td></td>
</tr>
<tr>
<td><strong>Compensatable skew:</strong></td>
<td></td>
<td></td>
<td>Or partially</td>
</tr>
</tbody>
</table>
**Table 31: SCSI Fast-160 Timing Budget Template**

<table>
<thead>
<tr>
<th>Item</th>
<th>Fast-80 (Reference)</th>
<th>Fast-160</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transmitter chip skew</td>
<td>0,75 ns</td>
<td>0,75 ns</td>
<td>Fast 80 is 1,25 but judged to include asymmetry term</td>
</tr>
<tr>
<td>Receiver chip skew</td>
<td>0,75 ns</td>
<td>0,75 ns</td>
<td>Fast 80 is 1,25 but judged to include asymmetry term</td>
</tr>
<tr>
<td>Cable skew</td>
<td>2,5 ns</td>
<td>2,5 ns</td>
<td></td>
</tr>
<tr>
<td>Two x trace skew</td>
<td>0,4 ns</td>
<td>0,4 ns</td>
<td></td>
</tr>
<tr>
<td>ISI of data</td>
<td>0,425 ns</td>
<td>4,0 ns</td>
<td>Worse case pattern (+2 ns/ -1 ns)</td>
</tr>
<tr>
<td>ISI of REQ(ACK)</td>
<td>0,425 ns</td>
<td>0,0 ns</td>
<td>Post preamble</td>
</tr>
<tr>
<td>May detect to shall detect ambiguity</td>
<td>1,5 ns</td>
<td>0,0 ns</td>
<td>Assumed to be negligible in given chip</td>
</tr>
<tr>
<td><strong>Compensatable total:</strong></td>
<td>6,75 ns</td>
<td>8,4 ns</td>
<td></td>
</tr>
<tr>
<td>ISI Compensation</td>
<td>0,0 ns</td>
<td>2,0 ns</td>
<td>(+1ns / -0,5 ns)</td>
</tr>
<tr>
<td>Skew compensation</td>
<td>0,0 ns</td>
<td>4,4 ns</td>
<td></td>
</tr>
<tr>
<td><strong>Compensation total:</strong></td>
<td>0,0 ns</td>
<td>6,4 ns</td>
<td></td>
</tr>
<tr>
<td>Total Error Inputs:</td>
<td>9,85 ns</td>
<td>12,11 ns</td>
<td></td>
</tr>
<tr>
<td>Post compensation error:</td>
<td>9,85 ns</td>
<td>5,71 ns</td>
<td></td>
</tr>
<tr>
<td>Minimum data valid window (data time-net error)</td>
<td>1,65 ns</td>
<td>0,54 ns</td>
<td>Note 2, Note 3</td>
</tr>
</tbody>
</table>

Notes:
1) Tolerance adjusted for half cycle (data transfer period)
2) Fast-80 budget in SPI-3 neglects asymmetry & detection ambiguity and lumps chip noise, clock jitter, crosstalk, noise, ISI and receiver amplitude skew into other terms (e.g., signal distortion skew) and/or ignores the effects.
3) Minimum compensated setup and hold half this value if ISI symmetrical or if strobe set to split the ISI difference.
9.2.8 Cable skew
The maximum difference in propagation time allowed between any two SCSI bus signals measured between any two SCSI devices excluding any signal distortion skew delays.

9.2.9 pCRC receive hold time
The minimum time required at the receiver between the transition of the REQ signal and the transition of the P_CRCA signal while pCRC protection is enabled (see 16.3.10).

9.2.10 pCRC receive setup time
The minimum time required at the receiver between the transition of the P_CRCA signal and the transition of the REQ signal while pCRC protection is enabled (see 16.3.10).

Specified to ease receiver timing requirements and ensure that this signal, which is outside CRC protection, is received correctly.

9.2.11 pCRC transmit hold time
The minimum time provided by the transmitter between the transition of the REQ signal and the transition of the P_CRCA signal while pCRC protection is enabled (see 16.3.10).

9.2.12 pCRC transmit setup time
The minimum time provided by the transmitter between the transition of the P_CRCA signal and the transition of the REQ signal while pCRC protection is enabled (see 16.3.10).

Specified to provide the increased receive setup time, subject to intersymbol interference, cable skew, and other distortions.

9.2.21 Receive assertion period
The minimum time required at a SCSI device receiving a REQ signal for the signal to be asserted while using synchronous data transfers, provided P_CRCA is not transitioning with pCRC protection enabled (see 16.3.10). Also, the minimum time required at a SCSI device receiving an ACK signal for the signal to be asserted while using synchronous data transfers. For SE fast-5 and fast-10 operation, the time period is measured at the 0,8 V level. For SE fast-20 operation the period is measured at the 1,0 V level. For LVD see figure 46 and figure 47 for signal measurement points.

9.2.22 Receive hold time
For ST data transfers the minimum time required at the receiving SCSI device between the assertion of the REQ signal or the ACK signals and the changing of the DATA BUS, DB(P_CRCA), and/or DB(P1) signals while using synchronous data transfers, provided P_CRCA is not transitioning with pCRC protection enabled (see 16.3.10). For DT data transfers the minimum time required at the receiving SCSI device between the transition (i.e. assertion or negation) of the REQ signal or the ACK signals and the changing of the DATA BUS, DB(P_CRCA), and/or DB(P1) signals while using synchronous data transfers.

NOTE 19 - This definition may need to be tweaked depending upon the final method chosen in the timing tables to show the results of the timing budget.

9.2.23 Receive negation period
The minimum time required at a SCSI device receiving a REQ signal for the signal to be negated while using synchronous data transfers. Also, the minimum time required at a SCSI device receiving an ACK signal for the signal to be asserted while using synchronous data transfers. For SE fast-5 and fast-10 operation, the time period is measured at the 2,0 V level. For SE fast-20 operation the period is measured at the 1,9 V level. For LVD see figure 46 and figure 47 for signal measurement points.
9.2.24 Receive setup time
For ST data transfers the minimum time required at the receiving SCSI device between the changing of
DATA BUS, DB(P_CRCA), and/or DB(P1) signals and the assertion of the REQ signal or the ACK signal
while using synchronous data transfers. For DT data transfers the minimum time required at the receiving
SCSI device between the changing of DATA BUS, DB(P_CRCA), and/or DB(P1) signals and the transition
of the REQ signal or the ACK signal while using synchronous data transfers.

NOTE 20 - This definition may need to be tweaked depending upon the final method chosen in the timing
 tables to show the results of the timing budget.

9.2.25 Receive REQ (ACK) period tolerance
The minimum tolerance that a SCSI device shall allow to be subtracted from the REQ (ACK) period. The
tolerance comprises the transmit REQ (ACK) tolerance plus a measurement error due to noise.

9.2.26 Receive REQ assertion period with P_CRCA transitioning
The minimum time required at a SCSI device receiving a REQ signal for the signal to be asserted while
using synchronous data transfers with P_CRCA transitioning with pCRC protection enabled (see
16.3.10).
Specified to ensure that the assertion period is longer than the receive hold time plus the receive setup
time.

9.2.27 Receive REQ negation period with P_CRCA transitioning
The minimum time required at a SCSI device receiving a REQ signal for the signal to be negated while
using synchronous data transfers with P_CRCA transitioning with pCRC protection enabled (see 16.3.10).
Specified to ensure that the negation period is longer than the receive hold time plus the receive setup
time.

9.2.28 REQ (ACK) period
The REQ (ACK) period during synchronous data transfers, specified in table 30 for ST DATA phases and
in table 31 for DT DATA phases, is the nominal time between adjacent assertion edges of the REQ or ACK
signal for the fastest negotiated data transfer rate. For the purpose of calculating the actual REQ (ACK)
period tolerance the REQ (ACK) period should be measured without interruptions (e.g., offsets pauses).
To minimize the impact of crosstalk and ISI the measurements should be made by averaging the time
between edges during long (i.e., greater than 512 bytes) all zero or all ones data transfers and by ignoring
the first and last 10 transitions.

In DT DATA phases the negotiated transfer period for data is half of the REQ (ACK) period since data is
qualified on both the assertion and negation edges of the REQ or ACK signal. In ST DATA phases the
negotiated transfer period for data is equal to the REQ (ACK) period during synchronous data transfers
since data is only qualified on the assertion edge of the REQ or ACK signal.

9.2.29 Reset delay
The minimum time that the RST signal shall be continuously true before the SCSI device shall initiate a
reset.

9.2.30 Reset hold time
The minimum time that the RST signal is asserted. There is no maximum time.
9.2.31 Reset to selection
The recommended maximum time from after a reset condition until a SCSI target is able to respond with appropriate status and sense data to the TEST UNIT READY, INQUIRY, and REQUEST SENSE commands (See SCSI Primary Commands-2 standard).

9.2.32 Selection abort time
The maximum time that a SCSI device shall take from its most recent detection of being selected or reselected until asserting the BSY signal in response. This time-out is required to ensure that a target or initiator does not assert the BSY signal after a SELECTION or RESELECTION phase has been aborted.

9.2.33 Selection time-out delay
The minimum time that an initiator or target should wait for the assertion of the BSY signal during the SELECTION or RESELECTION phase before starting the time-out procedure. Note that this is only a recommended time period.

9.2.34 Signal timing skew
The maximum signal timing skew occurs when transferring random data and in combination with interruptions of the REQ or ACK signal transitions (e.g., pauses caused by offsets). The signal timing skew includes cable skew (measured with 0101... patterns) and signal distortion skew caused by random data patterns and transmission line reflections as shown in figure 44, figure 45, figure 46, and figure 47. The receiver detection range is the part of the signal between the "may detect" level and the "shall detect" level on either edge. (see 9.3)

NOTE 21 - For timing budget purposes the value stated in the table is calculated without the benefit of skew compensation.

9.2.36 Transmit assertion period
The minimum time that a target shall assert the REQ signal while using synchronous data transfers, provided it is not transitioning P_CRCA with pCRC protection enabled (see 16.3.10). Also, the minimum time that an initiator shall assert the ACK signal while using synchronous data transfers.

9.2.37 Transmit hold time
For ST data transfers the minimum time provided by the transmitting SCSI device between the assertion of the REQ signal or the ACK signal and the changing of the DATA BUS, DB(P_CRCA), and/or DB(P1) signals while using synchronous data transfers. For DT data transfers the minimum time provided by the transmitting SCSI device between the transition of the REQ signal or the ACK signal and the changing of the DATA BUS, DB(P_CRCA), and/or DB(P1) signals while using synchronous data transfers.

NOTE 22 - This definition may need to be tweaked depending upon the final method chosen in the timing tables to show the results of the timing budget.

9.2.38 Transmit negation period
The minimum time that a target shall negate the REQ signal while using synchronous data transfers, provided it is not transitioning P_CRCA with pCRC protection enabled (see 16.3.10). Also, the minimum time that an initiator shall negate the ACK signal while using synchronous data transfers.

9.2.39 Transmit setup time
For ST data transfers the minimum time provided by the transmitting SCSI device between the changing of DATA BUS, DB(P_CRCA), and/or DB(P1) signals and the assertion of the REQ signal or the ACK signal.
while using synchronous data transfers. For DT data transfers the minimum time provided by the transmitting SCSI device between the changing of DATA BUS, DB(P_CRCA), and/or DB(P1) signals and the transition of the REQ signal or the ACK signal while using synchronous data transfers.

NOTE 23 - This definition may need to be tweaked depending upon the final method chosen in the timing tables to show the results of the timing budget.

9.2.40 Transmit REQ (ACK) period tolerance
The maximum tolerance that a SCSI device may subtract from the REQ (ACK) period.

9.2.41 Transmit REQ assertion period with P_CRCA transitioning
The minimum time that a target shall assert the REQ signal during a DT DATA phase while transitioning P_CRCA with pCRC protection enabled (see 16.3.10).
Specified to provide the increased receive REQ assertion period, subject to loss on the interconnect.

9.3.1 Transmit ISI Precompensation
The effective reduction in worse case ISI timing shift provided by the transmitting SCSI device as seen at the receiving SCSI device connector.

9.3.2 Receive Skew Compensation
The effective reduction in worse case timing skew of data, parity, and strobe signals provided by the receiving SCSI device but not directly observable at the receiving SCSI device connector.

9.3.3 Strobe offset tolerance
The tolerance on the time used to delay the compensated REQ/ACK to strobe the data and parity signals provided by the receiving SCSI device but not directly observable at the receiving SCSI device connector.

9.3.4 Net Receive Internal Setup and Hold times
The net effective setup or hold time measured within the receiving SCSI device from the worse case bit (data or parity) to the compensated offset strobe. This time may not be observable to other than the SCSI device designer. Failure to meet the requirement may only be observable in terms of increased error rates.

9.4 Measurement points
The measurements points for SE and differential ACK, REQ, DATA, P_CRCA, and PARITY signals are defined in this clause.

If the FRC_SM bit equals one, the timing shall be measured relative to the zero crossing of the differential signal.
The signal shall transition from -100 to +100 mV or +100 to -100 mV in 0 to 3 ns, the waveform between -100 and +100 mV is not otherwise specified. Signals shall remain above the ±100 mV level for 1.25 ns at each end of the transition. The signals shall not drop below ±30 mV except during the transitions. Conditions exist with longer, loaded SCSI busses and irregular REQ and ACK pulse widths where long assertions or negations produce a much larger signal than short assertions or negations. This sets up an environment where the short REQ or ACK pulses may not have adequate timing margin unless the definitions in Figure 44 are used in the measurement of timing parameters. If the FRC_SM bit equals one precompensation mitigates the charging effect and helps timing margin.

Measurement of driver timing parameters shall be performed using the circuit and test conditions defined in A.2.5 applied to the SCSI device connector. Receiver timing parameters are defined by the waveforms existing at the connector of the receiving SCSI device. The receiver timing parameters include the effects of data pattern. The receiver data pattern is therefore not defined.

Figure 46 shows the LVD signal requirements at the receiving SCSI device.
Figure 45 - LVD timing measurement points for DT with FRC_SM = 1 data transfers

Notes:
1 $V_N$ - negated signal
2 $V_A$ - asserted signal
3 $t_m = 1.25\text{ns}$ minimum
4 $V_A$ or $V_N$ are required to drive the 100 mV at the leading edge of the transition. Those signals shall be at least $|100\text{mV}|$ for at least $t_m$ before and after the transition.
5 Differential voltage signals in all cases.
6 $t_{af}$ and $t_{ar}$ shall be less than 3 ns.
7 Any signal structure may occur at the receiver while in the $t_{af}$ or $t_{ar}$ region including slope reversal.
8 Strobe Offset is from the actual detected time to the implemented offset time. (int) = internal. Since effective timing is based upon actual detection, all timing measurements shall be based upon zero crossings when the FRC_SM bit equals one.
The ratio of the Peak Before the transition to the Peak of the transition in the 1.25 ns range shall not exceed 4 to 1.

Figure 46 - LVD receiver mask

<< Fast 80 and FRC_SM = 0 >>

*Not Recommended

**Not Allowed**

**Tolerated**

Proposal for SPI-4
Receiver Mask 1, during the data transitions ± 1,1 volt maximum with reflections

The ratio of the peak before the transition to the peak of the transition in the 2 ns range shall not exceed 4 to 1.

* Not recommended

Figure 47 - LVD receiver mask 1 = Fast 160 and FRC_SM = 1
9.5 Setup and hold timings

9.5.1 DT data transfer calculations

Figure 49 shows how the setup and hold times are calculated for various physical configurations on SCSI devices that support DT data transfers. The minimum set up and hold timings specified in figure 49 shall be used. Note that these values are different for the driver and the receiver but that the receiver sensitivity provides the threshold points for both. This is required because both extreme cases of attenuation need to be covered:

a) receivers connected to drivers with very short interconnect, and
b) receivers connected to drivers through worst case interconnect.

Editors note: Will be redone when timing in Table 32 is agreed to.
Fast-160 Proposal

9.5.1.1 DT synchronous data transfer

When a DT data transfer agreement has been established the target shall only use the DT DATA IN phase and DT DATA OUT phase for data transfers.

During DT data transfers at up to Fast-80, with the FRC_SM bit equal zero, data shall be clocked by the originating SCSI device with a clock preceding both the assertion and negation of the REQ(ACK) signal lines by half a bit period. During DT data transfers at up to Fast-80, with the FRC_SM bit equal zero, data shall be clocked by the receiving SCSI device by both the assertion and negation of the REQ and ACK signal lines. References to REQ(ACK) transitions in this subclause refer to either an assertion or a negation of the REQ or ACK signal.

During DT data transfers with the FRC_SM bit equal one, if the P1 phase established state is enabled at strobe time, data shall be clocked by the originating SCSI device by both the assertion and negation of the REQ/ACK signal lines. If the P1 phase established state is disabled at strobe time, data shall not be clocked by the originating SCSI device and shall be ignored by the receiving SCSI device. The originating SCSI device shall apply driver precompensation to all the data, parity, and REQ(ACK) signals. DT data transfers with the FRC_SM bit equal one shall be clocked by the receiving SCSI device by both the assertion and negation of the REQ(ACK) signal line after having been deskewed and delayed by the receiving SCSI device.

The REQ/ACK offset specifies the maximum number of REQ transitions, with the P1 phase established state enabled if the transfer is a DATA IN transfer and the FRC_SM bit equals one, that shall be sent by the target in advance of the number of ACK transitions received from the initiator, establishing a pacing mechanism. If the number of REQ transitions exceeds the number of ACK transitions by the REQ/ACK offset, the target shall not transition the REQ signal until after the next ACK transition is received. For successful completion of the DT DATA phase the number of ACK and REQ transitions shall be equal and both REQ and ACK shall be negated.

If received pCRC and computed pCRC do not match (i.e., a pCRC error is detected), or if an improperly formatted data group is transferred, then the associated data group shall be considered invalid.

If the target does not retry transferring the information transfer or it exhausts its retry limit the target shall go into a STATUS phase and send a CHECK CONDITION status with a sense key set to ABORTED COMMAND and an additional sense code set to SCSI PARITY ERROR for the task associated with the pCRC error.

9.5.1.2 P1 Offset Control (Data pacing)

If the FRC_SM bit is equal to zero, P1 offset control shall not be used. If FRC_SM is equal to one P1 Offset Control shall be used as defined in this subclause.

At the end of the training pattern or near the start of a data phase without a training pattern, a valid data state may begin. The sending device shall indicate the valid data state by reversing the phase of the P1 signal; (i.e., by withholding the next transition of P1 during the first two transfer periods of valid data). Beginning with the third valid data word, P1 shall be toggled every two transfer periods during valid data. The minimum duration of the data valid state is two transfer periods, and the data valid state shall last an even number of transfer periods.

Figure (new) illustrates an initial clock start-up period and start of valid data for a data phase.
If the sending device pauses the sending of data, it shall again reverse the phase of P1 by withholding P1 transitions for the first two transfer periods that do not have valid data. Beginning with the third transfer period without valid data, P1 shall be toggled every two transfer periods until valid data is sent. The data invalid state shall have at least one transition of P1 before changing states. The minimum data invalid time is four data transfer periods. This ensures a maximum run length of three cycles for P1. The data invalid state shall last an even number of transfer periods.

From the data invalid state, the sending device may resume sending data by reversing the phase of P1 again.

P1 has the same transmit setup and hold time requirements as data and shall always be detected by the receiving device on the leading edge of the delayed clocking REQ or ACK signal.

9.5.1.3 Fast=>80 Training Pattern

The training pattern shall be transferred at the start of the first data phase for each data transfer direction of a connection when the FRC_SM bit equals one. The training pattern shall not be transferred after the start of the first data phase for each data transfer direction of a connection and shall not be transferred at all when the FRC_SM bit equals zero. The training pattern for Data In shall conform to Figure TBD. The training pattern for Data Out shall conform to Figure TBD. The receiving SCSI device shall use some or all elements of the training pattern to achieve deskewing. The transmitting device shall not make an intentional shift in relative timing between the databus and the ACK(REQ) signal subsequent to the training pattern during the DT data phase. The requirement to not intentionally change relative timing does not include the effects of ISI, noise, or jitter and may be overridden by domain validation/margining requirements.
Figure 51 - Data In Training Pattern
Figure 52 - Data Out Training Pattern

The training pattern elements are shown in Table (new n).
9.5.1.4 Deskewing

The deskewing technique used in the receiving SCSI device is vendor unique. Any technique that works with the SPI-4 specified training pattern and complies with the specified Receive Skew Compensation timing requirement is allowed. The training pattern is not available in Fast=80, with FRC_SM = 0, and consequently deskewing is only used for Fast=>80 with FRC_SM = 1. Deskewing shall not be used if the FRC_SM bit equals zero and shall be used if the FRC_SM bit equals one.

9.5.2 PARALLEL PROTOCOL REQUEST

PARALLEL PROTOCOL REQUEST messages (see table 33) are used to negotiate a synchronous data transfer agreement, a wide data transfer agreement, and set the protocol options between two SCSI devices.
### Table 33 - PARALLEL PROTOCOL message format

<table>
<thead>
<tr>
<th>Bit Byte</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>EXTENDED MESSAGE (01h)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>EXTENDED MESSAGE LENGTH (06h)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>PARALLEL PROTOCOL REQUEST (04h)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>TRANSFER PERIOD FACTOR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>RESERVED</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>REQ/ACK OFFSET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>TRANSFER WIDTH EXPONENT (m)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>RESERVED</td>
<td>RESERVED</td>
<td>RESERVED</td>
<td>RESERVED</td>
<td>FRC_SM</td>
<td>QAS_REQ</td>
<td>DT_REQ</td>
<td>IU_REQ</td>
</tr>
</tbody>
</table>

The PERIOD FACTOR field is defined in table 34.
Table 34 - TRANSFER PERIOD FACTOR field

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h-06h</td>
<td>Reserved (note 1)</td>
</tr>
<tr>
<td>07h</td>
<td>Transfer period equals 6.25 ns (note 2). This code is only valid if the PROTOCOL OPTIONS field has a value selected that supports double-transition data transfers.</td>
</tr>
<tr>
<td>08h</td>
<td>Transfer period equals 8.333 ns (note 3). This code is only valid if the PROTOCOL OPTIONS field has a value selected that supports double-transition data transfers.</td>
</tr>
<tr>
<td>09h</td>
<td>Transfer period equals 12.5 ns (note 4). This code is only valid if the PROTOCOL OPTIONS field has a value selected that supports double-transition data transfers.</td>
</tr>
<tr>
<td>0Ah</td>
<td>Transfer period equals 25 ns (note 5)</td>
</tr>
<tr>
<td>0Bh</td>
<td>Transfer period equals 30.3 ns (note 5)</td>
</tr>
<tr>
<td>0Ch</td>
<td>Transfer period equals 50 ns (note 6)</td>
</tr>
<tr>
<td>0Dh-18h</td>
<td>Transfer period equals the period factor x 4 (note 6)</td>
</tr>
<tr>
<td>19h-31h</td>
<td>Transfer period equals the period factor x 4 (note 7)</td>
</tr>
<tr>
<td>32h-FFh</td>
<td>Transfer period equals the period factor x 4 (note 8)</td>
</tr>
</tbody>
</table>

note:
1. Faster timings may be allowed by future SCSI parallel interface standards.
2. Fast-160 data is latched every 6.25 ns.
3. Fast-120 data is latched every 8.333 ns.
4. Fast-80 data is latched every 12.5 ns.
5. Fast-40 data is latched every 25 ns or 30.3 ns.
6. Fast-20 data is latched using a transfer period of less than or equal 96 ns and greater than or equal to 50 ns.
7. Fast-10 data is latched using a transfer period of less than or equal 196 ns and greater than or equal to 100 ns.
8. Fast-5 data is latched using a transfer period of less than or equal 1020 ns and greater than or equal to 200 ns.

For ST synchronous data transfer the REQ/ACK OFFSET is the maximum number of REQ assertions allowed to be outstanding before a corresponding ACK assertion is received at the target. The size of a data transfer may be 1 or 2 bytes depending on the values in the transfer width exponent field.

For DT synchronous data transfer the REQ/ACK OFFSET is the maximum number of REQ transitions allowed to be outstanding before a corresponding ACK transition is received at the target. The size of a data transfer shall be 2 bytes.

See 4.7 for an explanation of the differences between DT and ST data transfers.

The REQ/ACK OFFSET value is chosen to prevent overflow conditions in the SCSI device's reception buffer and offset counter. A REQ/ACK OFFSET value of zero shall indicate asynchronous data transfer mode and
that the PERIOD FACTOR field and the PROTOCOL OPTIONS field shall be ignored; a value of FFh shall indicate unlimited REQ/ACK offset.

The TRANSFER WIDTH EXPONENT field defines the transfer width to be used during DATA IN phases, and DATA OUT phases. The transfer width that is established applies to all logical units on both SCSI devices. Valid transfer widths are 8 bits (m=00h) and 16 bits (m=01h) if all the protocol options bits are zero. The only valid transfer width is 16 bits (m=01h) if any of the protocol options bits are one. TRANSFER WIDTH EXPONENT field values greater than 01h are reserved.

The protocol options bits (IU_REQ, DT_REQ, and QAS_REQ) are used by the originating SCSI device to indicate the protocol options to be enabled. The responding SCSI device uses the protocol options bits to indicate the protocol options requested by the originating SCSI device the responding SCSI device has enabled.

An information units enable request bit (IU_REQ) of zero indicates that information unit transfers shall not be used (i.e., data group transfers shall be enabled) when received from the originating SCSI device and that information unit transfers are not supported when received from the responding SCSI device. An IU_REQ bit of one indicates that information unit transfers shall be used when received from the originating SCSI device and that information unit transfers are supported when received from the responding SCSI device. If the IU_REQ bit is changed from the previous agreement (i.e., zero to one or one to zero) as a result of a negotiation the target shall go to a BUS FREE phase on completion of the negotiation.

A DT enable request bit (DT_REQ) of zero indicates that DT DATA phases are to be disabled when received from the originating SCSI device and that DT DATA phases are not supported when received from the responding SCSI device. An DT_REQ bit of one indicates that DT DATA phases are to be enabled when received from the originating SCSI device and that DT DATA phases are supported when received from the responding SCSI device.

A QAS enable request bit (QAS_REQ) of zero indicates that QAS is to be disabled when received from the originating SCSI device and that QAS is not supported when received from the responding SCSI device. An QAS_REQ bit of one indicates that QAS is to be enabled when received from the originating SCSI device and that QAS is supported when received from the responding SCSI device.

A a free running clock and skew management bit (FRC_SM) of zero indicates that:

- driver precompensation shall not be used.
- the transmitting SCSI device shall transfer the data, during a data phase, with the REQ(ACK) strobe offset by half of a Data Transfer period and that the receiving SCSI device shall not use deskewing.
- the transmitting SCSI device shall use the REQ(ACK) signal for offset control (data pacing).

The FRC_SM bit shall be set to one for TRANSFER PERIOD FACTOR field values of 07h & 08h and may be set to one for values of 09h and 0Ah. A FRC_SM bit of one indicates that:

- driver precompensation shall be used.
- the transmitting SCSI device shall transfer the data, during a data phase, with the REQ(ACK) strobe synchronized in time with the nominal Data Transfer transition
- the receiving SCSI device shall use deskewing.
- the transmitting SCSI device shall not use the REQ(ACK) signal for offset control (data pacing).
- the transmitting SCSI device shall use phase changes of the P1 signal for offset control (data pacing).
Not all combinations of the protocol options bits are valid. Only the bit combinations defined in table 35 shall be allowed. All other combinations are reserved.

<table>
<thead>
<tr>
<th>FRC_SM</th>
<th>QAS_REQ</th>
<th>DT_REQ</th>
<th>IU_REQ</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Use ST DATA IN and ST DATA OUT phases to transfer data, data and REQ(ACK) out of phase, offsets allowed using REQ(ACK), and no precompensation.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Use DT DATA IN and DT DATA OUT phases with data group transfers, data and REQ(ACK) out of phase, offsets allowed using REQ(ACK), and no precompensation.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Use DT DATA IN and DT DATA OUT phases with information unit transfers, data and REQ(ACK) out of phase, offsets allowed using REQ(ACK), and no precompensation.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Use DT DATA IN and DT DATA OUT phases with information unit transfers and use QAS for arbitration, data and REQ(ACK) out of phase, offsets allowed using REQ(ACK), and no precompensation.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Use DT DATA IN and DT DATA OUT phases with data group transfers, data and REQ(ACK) in phase, offsets not allowed using REQ(ACK), and using precompensation.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Use DT DATA IN and DT DATA OUT phases with information unit transfers, data and REQ(ACK) in phase, offsets not allowed using REQ(ACK), and using precompensation.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Use DT DATA IN and DT DATA OUT phases with information unit transfers and use QAS for arbitration, data and REQ(ACK) in phase, offsets not allowed using REQ(ACK), and using precompensation.</td>
</tr>
</tbody>
</table>

A PARALLEL PROTOCOL REQUEST agreement applies to all logical units of the two SCSI devices that negotiated agreement. That is, if SCSI device A, acting as an initiator negotiates a data transfer agreement with SCSI device B (a target), then the same data transfer agreement applies to SCSI devices A and B even if SCSI device B changes to an initiator.

A data transfer agreement only applies to the two SCSI devices that negotiate the agreement. Separate data transfer agreements are negotiated for each pair of SCSI devices. The data transfer agreement only applies to DATA phases and information unit transfers.

A PARALLEL PROTOCOL REQUEST message exchange shall be initiated by a SCSI device whenever a previously arranged parallel protocol agreement may have become invalid. The agreement becomes invalid after any condition that may leave the parallel protocol agreement in an indeterminate state such as:

- a) after a hard reset;
- b) after a TARGET RESET message;
Any condition that leaves the data transfer agreement in an indeterminate state shall cause the SCSI device to enter an asynchronous, eight-bit wide data transfer mode with all the protocol options bits set to zero.

A SCSI device may initiate a PARALLEL PROTOCOL REQUEST message exchange whenever it is appropriate to negotiate a data transfer agreement. SCSI devices that are currently capable of supporting any of the PARALLEL PROTOCOL REQUEST options shall not respond to a PARALLEL PROTOCOL REQUEST message with a MESSAGE REJECT message.

Renegotiation after every selection is not recommended, since a significant performance impact is likely.

The PARALLEL PROTOCOL REQUEST message exchange establishes an agreement between the two SCSI devices:

- c) on the permissible periods and the REQ/ACK offsets for all logical units on the two SCSI devices. This agreement only applies to ST DATA IN phases, ST DATA OUT phases, DT DATA IN phases, and DT DATA OUT phases. All other phases shall use asynchronous transfers;
- d) on the width of the data path to be used for DATA phase transfers between two SCSI devices. This agreement only applies to ST DATA IN phases, ST DATA OUT phases, DT DATA IN phases, and DT DATA OUT phases. All other information transfer phases shall use an eight-bit data path; and
- e) on the protocol option is to be used.

The originating SCSI device (the SCSI device that sends the first of the pair of PARALLEL PROTOCOL REQUEST messages) sets its values according to the rules above to permit it to receive data successfully. If the responding SCSI device is able to receive data successfully with these values (or smaller periods or larger REQ/ACK offsets or both), it returns the same values in its PARALLEL PROTOCOL REQUEST message. If it requires a larger period, a smaller REQ/ACK offset, or a smaller transfer width in order to receive data successfully, it substitutes values in its PARALLEL PROTOCOL REQUEST message as required, returning unchanged any value not required to be changed. Each SCSI device when transmitting data shall respect the negotiated limits set by the other's PARALLEL PROTOCOL REQUEST message, but, if the FRC_SM bit is set to zero, it is permitted to transfer data with larger periods, smaller synchronous REQ/ACK offsets, or both. Each SCSI device when transmitting data shall respect the negotiated limits set by the other's PARALLEL PROTOCOL REQUEST message, but, if the FRC_SM bit is set to one, it shall not use a larger data transfer period although it is permitted to transfer data with larger periods, smaller synchronous REQ/ACK offsets, or both. The completion of an exchange of PARALLEL PROTOCOL REQUEST messages implies an agreement as shown in table 36.

If the responding SCSI device does not support the selected protocol option it shall clear as many bits as required to set the protocol option field to a legal value that it does support.
<table>
<thead>
<tr>
<th>Responding SCSI device PARALLEL PROTOCOL REQUEST response</th>
<th>Implied agreement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-zero REQ/ACK offset</td>
<td>Synchronous transfer (i.e., Each SCSI device transmits data with a period equal to or greater than and a REQ/ACK offset equal to or less than the negotiated values received in the responding SCSI device’s PPR message).</td>
</tr>
<tr>
<td>REQ/ACK offset equal to zero</td>
<td>Asynchronous transfer</td>
</tr>
<tr>
<td>Non-zero TRANSFER WIDTH EXPONENT</td>
<td>Wide transfer (i.e., the initiator and the target transmit data with a transfer width equal to the responding device’s transfer width). If the initiating SCSI device does not support the responding SCSI device’s TRANSFER WIDTH EXPONENT then the initiating SCSI device shall MESSAGE REJECT the PARALLEL PROTOCOL REQUEST message (see 7.9.9.1 and 7.9.9.2).</td>
</tr>
<tr>
<td>TRANSFER WIDTH equal to zero</td>
<td>Eight-bit data</td>
</tr>
<tr>
<td>protocol options equal to 0h and transfer period factor equal to 9h</td>
<td>Eight-bit/asynchronous data transfer with PROTOCOL OPTIONS field set to 0h</td>
</tr>
<tr>
<td>IU_REQ, DT_REQ, and QAS_REQ equal to zero</td>
<td>ST DATA IN and ST DATA OUT phases to transfer data</td>
</tr>
<tr>
<td>PRCMP bit equal to zero</td>
<td>Precompensation not used</td>
</tr>
<tr>
<td>DT_REQ equal to one</td>
<td>DT DATA IN and DT DATA OUT phases to transfer data with iuCRC</td>
</tr>
<tr>
<td>IU_REQ, and DT_REQ equal to one</td>
<td>DT DATA IN and DT DATA OUT phases with information units</td>
</tr>
<tr>
<td>IU_REQ, DT_REQ, and QAS_REQ equal to one</td>
<td>DT DATA IN and DT DATA OUT phases with information units and use QAS for arbitration</td>
</tr>
<tr>
<td>FRC_SM bit equal to one</td>
<td>Free running clock, precompensation, deskewing, and P1 phase pacing used</td>
</tr>
<tr>
<td>MESSAGE REJECT message</td>
<td>Eight-bit/asynchronous data transfer with protocol options field set to 0h</td>
</tr>
<tr>
<td>Parity error (on responding message)</td>
<td>Eight-bit/asynchronous data transfer with protocol options field set to 0h</td>
</tr>
<tr>
<td>Unexpected bus free (as a result of the responding message)</td>
<td>Eight-bit/asynchronous data transfer with protocol options field set to 0h</td>
</tr>
<tr>
<td>No response</td>
<td>Eight-bit/asynchronous data transfer with protocol options field set to 0h</td>
</tr>
</tbody>
</table>
If there is an unrecoverable parity error on the initial PARALLEL PROTOCOL REQUEST message (see 10.9.1 and 10.9.2) the initiating SCSI device shall retain its previous data transfer mode and protocol options. If there is an unexpected bus free on the initial PARALLEL PROTOCOL REQUEST message the initiating SCSI device shall retain its previous data transfer mode and protocol options.
Annex A Additional requirements for LVD SCSI drivers and receivers

A.1 System level requirements

The requirements for LVD SCSI drivers and receivers in this annex are based on the system level requirements stated in table A.1. Some of these requirements are specifically called out in other subclauses while others are derived from bus loading conditions and trade-offs between competing parameters.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Minimum</th>
<th>Maximum</th>
<th>Cross-reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_A$ (except OR-tied signals)</td>
<td>-1 V</td>
<td>-80 mV</td>
<td>note 1</td>
</tr>
<tr>
<td>$V_N$ (except OR-tied signals)</td>
<td>80 mV</td>
<td>1 V</td>
<td>note 1</td>
</tr>
<tr>
<td>$V_A$ (OR-tied signals)</td>
<td>-3,6 V</td>
<td>-80 mV</td>
<td>note 1</td>
</tr>
<tr>
<td>$V_N$ (OR-tied signals)</td>
<td>100 mV</td>
<td>125 mV</td>
<td>note 1</td>
</tr>
<tr>
<td>attenuation (%)</td>
<td></td>
<td>15</td>
<td>note 2</td>
</tr>
<tr>
<td>loaded media impedance (Ohms)</td>
<td>85</td>
<td>135</td>
<td>note 3</td>
</tr>
<tr>
<td>unloaded media impedance (Ohms)</td>
<td>110</td>
<td>135</td>
<td>subclause 6.3</td>
</tr>
<tr>
<td>terminator bias (mV)</td>
<td>100</td>
<td>125</td>
<td>subclause 7.3.1</td>
</tr>
<tr>
<td>terminator impedance (Ohms)</td>
<td>100</td>
<td>110</td>
<td>subclause 7.3.1</td>
</tr>
<tr>
<td>device leakage ($\mu$A)</td>
<td>-20</td>
<td>20</td>
<td>table 16</td>
</tr>
<tr>
<td>number of SCSI devices</td>
<td>2</td>
<td>16</td>
<td>subclause 4.7</td>
</tr>
<tr>
<td>ground offset level (mV)</td>
<td>-355</td>
<td>355</td>
<td>note 4</td>
</tr>
</tbody>
</table>

Note:
1. These are the signal levels at the receiver, the system allows 60 mV crosstalk for calculating the minimum driver level.
2. Measured from the driver to the farthest receiver.
3. Caused by the addition of device capacitive load (see table 9 for calculations).
4. This is the difference in voltage signal commons for SCSI devices on the bus (see figure 3).

A.2 Driver requirements
A.2.1 Driver requirements overview

The fundamental requirement for an LVD driver is the generation of a first-step differential output voltage magnitude at the driver connections to the balanced media to achieve required minimum differential signals at every receiver connection to the bus. In order to minimize ISI during data transfer phases while controlling power requirements, if the FRC_SM bit equals one the driver amplitude is cutback (reduced) by a minimum of 15% to a maximum of 40% after the first bit of a series of adjacent ones or adjacent zeros. Other characteristics that affect overall noise margin are the common-mode output voltage, the maximum differential output voltage, the driver output impedance, and the output signal wave shape.

The driver requirements are defined in terms of the voltages and currents depicted in figure 42.

A.2.2 Differential output voltage, $V_S$

This subclause does not specify requirements for drivers with source impedances less than 1000 Ohms.

To assure sufficient voltage to define a valid logic state at any device connection on a fully loaded LVD bus at least a minimum differential output voltage shall be generated. This value shall be large enough that, after allowance for attenuation (AC and DC), reflections, terminator bias difference, and differential noise coupling, $V_S$ is at least $\pm 100$ mV at the device connector to the LVD SCSI bus.

The SCSI device shall also comply with the upper limits for the differential output voltages and to the symmetry of the differential output voltage magnitudes between logic states in order to assure a first-step transition to the opposite logic state.

With the test circuit of figure A.1 and the test conditions V1 and V2 in table A.2 applied, the steady-state magnitude of the differential output voltage, $V_S$, for an asserted state ($V_A$), shall be greater than or equal to 320 mV and less than or equal to 800 mV. For the negated state, the polarity of $V_S$ shall be reversed ($V_N$) and the differential voltage magnitude shall be greater than or equal to 320 mV and less than or equal to 800 mV. The relationship between $V_A$ and $V_N$ specified in table A.2 and shown graphically in figure A.2 shall be maintained.

The assertion drivers and negation drivers require different strengths to achieve the near equality in $V_A$ and $V_N$ shown in figure A.2 because the applied V1 and V2 simulate the effects of the bus termination bias.
Table A.2 - Driver steady-state test limits and conditions and alternating 1/0 data transfer phase

<table>
<thead>
<tr>
<th>Test parameter</th>
<th>Test conditions (figure A.1)¹</th>
<th>Minimum (mV)²</th>
<th>Maximum (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$</td>
<td>V_A</td>
<td>$</td>
<td>Differential output voltage magnitude (asserted) (note)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_1 = 1,866$ V $V_2 = 1,444$ V</td>
<td>320</td>
</tr>
<tr>
<td>$</td>
<td>V_N</td>
<td>$</td>
<td>Differential output voltage magnitude (negated) (note)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_1 = 1,866$ V $V_2 = 1,444$ V</td>
<td>320</td>
</tr>
</tbody>
</table>

(Deleted - please explain for potential restoration)

Notes:
1) The test circuit (figure A.1) is approximately equivalent to two terminators creating the normal system bias.
2) Including cutback.

Figure A.1 - Differential steady-state output voltage test circuit
A.2.3 Offset (common-mode output) voltage, $V_{CM}$

A.2.4 Short-circuit currents, $I_{O-S}$ and $I_{O+S}$

A.2.5 Open-circuit output voltages, $V_{O-(OC)}$ and $V_{O+(OC)}$

A.2.6 Output signal waveform

The differential output rise or fall time of a driver is specified since they influence the timing measurements and stub lengths of an LVD interface. Excessive over and under shoot of the output signal may cause electromagnetic emissions or false logic state changes.

During transitions of the driver output between alternating logical states (one - zero, zero - one, one - off,
off - one, zero - off, off - zero), the differential voltage measured with the test circuit of figure A.3 and table A.3, shall be such that the voltage monotonically changes between 0,2 and 0,8 of the steady-state output, \( V_{SS} \). \( V_{SS} \) is defined as the voltage difference between the two steady-state values of the driver output (\( V_{SS} = |V_A| + |V_N| \)) (See figure A.4 and table A.2). \( V_{SS} \) is expected to be different for different transitions.

The output signal rise or fall times (see \( t_r \) in figure A.4) between 0,2 and 0,8 of \( V_{SS} \) shall be between 1 ns and 2,5 ns.

The rise and fall times specified above are requirements for a driver when using the LVD test circuit in figure A.3. They are not the observed rise or fall rates on an actual SCSI bus.

Measurement equipment used for rise and fall rate testing shall provide a bandwidth of 2 GHz minimum.

\[
\begin{align*}
\text{ALTERNATING INPUTS} & \quad (0, 1, 0, 1, \ldots) \\
\text{D} & \quad \text{V}_S \\
\text{+ SIGNAL} & \quad 100 \Omega \\
\text{- SIGNAL} & \quad 75 \Omega \\
\text{CL}_A & \quad \text{CL}_B \\
\text{V}_1 & \quad 100 \Omega \\
\text{V}_2 & \quad \text{Device Connector}
\end{align*}
\]

Notes:

a) Resistors are ±1% and surface-mount metal film type.

b) \( \text{CL}_A \) and \( \text{CL}_B \) are 5 pF ±0,2 pF and include the instrumentation capacitance.

c) The longest physical dimension between the device connector pins and any test circuit component shall be no greater than 0,1 meter.

d) \( V_1 \) and \( V_2 \) are applied voltages from a source having a source impedance of less than 5 \( \Omega \) from 0 Hz to 80 MHz.

**Figure A.3 - Differential output switching voltage test circuit**

**Table A.3 - Driver switching test circuit parameters**

<table>
<thead>
<tr>
<th>Test condition (see figure A.3)</th>
<th>V1</th>
<th>V2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low common-mode voltage</td>
<td>1,311 V</td>
<td>0,889 V</td>
</tr>
<tr>
<td>High common-mode voltage</td>
<td>1,611 V</td>
<td>1,189 V</td>
</tr>
</tbody>
</table>

The signal voltage shall comply with the requirements shown in figure A.4.
Figure A.4 - Driver output signal waveform