LVD Timing Diagram Correction

SPI-3R7 Figure 44 & 45 correction
Text Correction
Driver Level Issues
Receiver Requirement

• The receivers require at least 100 mV to switch fast enough to meet the skew requirements. These signals are measured at the receiving device connector.

• The Receiver requires a maximum of 3 ns rise / fall time from -100 to 100 mV Rise, 100 to -100 mV Fall - the waveform in this region -100 and 100 mV is not defined.

• Notes for Engineers; Receivers simulations should use very fast rise times. Rise times of 0 to 3 ns with the 0 ns any point during the 3 ns switching time. Amplitudes from +/- 100 MV to +/- 800 mV should be simulated with the range of rise times maintaining the 4 to 1 maximum amplitude. All line will see different wave forms, worst should be simulated against best over Process, Temperature and voltage to insure the receivers will meet the skew requirements.

Note: Blue is delete, red is add
Use the crossing that yields the shorter SETUP and HOLD Time. 
Va or Vn must drive the 100 mV at the leading edge of the transition.
The signals shall be at least |100 mV| for at least 1.25 ns before and after the transition.
Vn = Negated Signal
Va = Asserted signal
Differential voltage signals in all Cases
Taf and Tar must be less than 3 ns and any signal structure while in the Taf or Tar region including slope reversal may occur. (At the receiver)

Proposed changes to the LVD ST Timing Diagrams

-Figure 44
* Use the crossing that yields the shorter SETUP and HOLD Time

Va or Vn must drive the 100 mV threshold at the leading edge of the transition.

The signal shall be at least |100 mV| for at least 1.25 ns before and after transitions.

Vn = Negated Signal
Va = Asserted Signal

Differential voltage signals in all Cases
Taf and Tar must be less than 3 ns and any signal structure while in the Taf or Tar region including slope reversal may occur.

Proposed changes to the LVD DT Timing Diagrams

-Figure 45
9.3.3 LVD Transfer Rates second paragraph

Figure 44 and figure 45 illustrate the signal must transition from -100 to 100 mV or 100 to -100 mV in 3 ns, the waveform between -100 and 100 mV is not specified. Signals shall remain above the |100 mV| level for 1.25 ns at each end of the transition. The signals shall not drop below |30 mV| except during the transitions. Conditions exist with longer loaded SCSI busses and irregular REQ and ACK pulse widths where long assertions or negations produce a much larger signal than short assertions or negations. This sets up an environment where the short REQ or ACK pulses may not have adequate timing margin unless the definitions in figure 44 and 45 are used in the measurement of timing parameters.
Annex A Receiver Mask

• Add a receiver mask for the allowable signal at the Receiving device connector.
  – Edges of transitions are require at least $|100 \text{ mV}|$ for 1.25 ns.
  – Signals are allowed to have noise inside the assertion or negation signal that drop back to $|30 \text{ mV}|$. 
<table>
<thead>
<tr>
<th>Voltages</th>
<th>Tolerated</th>
<th>Not Allowed</th>
<th>Not Recommended</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1 Volt</td>
<td>Asserted Signal</td>
<td>Negated Signal</td>
<td>Receiver Mask, during the data transitions +/-1.1 volt maximum with reflections</td>
</tr>
<tr>
<td>0 Volt</td>
<td>-30 mV</td>
<td>30 mV</td>
<td></td>
</tr>
<tr>
<td>-100 mV</td>
<td>3 ns</td>
<td>1.25 ns</td>
<td>1.25 ns</td>
</tr>
<tr>
<td>-1.1 Volt</td>
<td>Asserted to Negated signals must maintain a 4 to 1 average signal.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
System Loss, Driver Requirements

- Crosstalk should be considered 60 mV or 160 mV receiver level should be used to calculate the drive level required.

- The previous system requirement was 115 mV
  - 100 mV AC threshold plus 60 mV for crosstalk
  - System requirements of 160 mV
  - The system test show a 50% reduction in signal level on a loaded bus. (A.2.1 2nd Paragraph lists what is included in the 50%)
  - Minimum drive level of 320 mV is required.
Table A.1 - System level requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Minimum</th>
<th>Maximum</th>
<th>Cross-reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_A$ (except OR-tied signals)</td>
<td>-1 V</td>
<td>-100 mV</td>
<td>note 1</td>
</tr>
<tr>
<td>$V_N$ (except OR-tied signals)</td>
<td>100 mV</td>
<td>1 V</td>
<td>note 1</td>
</tr>
<tr>
<td>$V_A$ (OR-tied signals)</td>
<td>-3.6 V</td>
<td>-100 mV</td>
<td>note 1</td>
</tr>
<tr>
<td>$V_N$ (OR-tied signals)</td>
<td>100 mV</td>
<td>125 mV</td>
<td>note 1</td>
</tr>
<tr>
<td>attenuation (%)</td>
<td></td>
<td>15</td>
<td>note 2</td>
</tr>
<tr>
<td>loaded media impedance (ohms)</td>
<td>85</td>
<td>135</td>
<td>note 3</td>
</tr>
<tr>
<td>unloaded media impedance (ohms)</td>
<td>110</td>
<td>135</td>
<td>subclause 6.3</td>
</tr>
<tr>
<td>terminator bias (mV)</td>
<td>100</td>
<td>125</td>
<td>subclause 7.3.1</td>
</tr>
<tr>
<td>terminator impedance (ohms)</td>
<td>100</td>
<td>110</td>
<td>subclause 7.3.1</td>
</tr>
<tr>
<td>device leakage (µA)</td>
<td>-20</td>
<td>20</td>
<td>table 16</td>
</tr>
<tr>
<td>number of devices</td>
<td></td>
<td>2</td>
<td>subclause 4.1.7</td>
</tr>
<tr>
<td>ground offset level (mV)</td>
<td>-355</td>
<td>355</td>
<td>note 4</td>
</tr>
</tbody>
</table>

Note:
1. These limits allow 60 mV base A.C. level and a minimum of 115 mV overdrive.
2. Measured from the driver to the farthest receiver.
3. Caused by the addition of device capacitive load (see annex F for calculations).
4. This is the difference in voltage signal commons for devices on the bus (see figure 3).

Note 1 - These are the signals at the receiver, system allowance for 60 mV crosstalk is used for the driver power.
Annex A Continued

• A.2.1 second paragraph second sentence
  – This value shall be large enough that, after allowance for attenuation (AC & DC), reflections, Terminator bias difference and differential noise coupling, V_S is at least $+60 \, +100 \, \text{mV}$ at the device connector to the LVD SCSI bus.
A.2.1 Paragraph 4

• With the test circuit of figure A.1 and the test conditions V1 and V2 in table A.2 applied, the steady-state magnitude of the differential output voltage, $V_S$, for an asserted state ($V_A$), shall be greater than or equal to 320 375 mV and less than or equal to 800 mV. For the negated state, the polarity of $V_S$ shall be reversed ($V_N$) and the differential voltage magnitude shall be greater than or equal to 320 375 mV and less than or equal to 800 mV. The relationship between $V_A$ and $V_N$ specified in table A.2 and shown graphically in figure A.2 shall be maintained.
Annex A Continued

• Table A.2
  – Change all the minimums to 320 mV

• Figure A.2
  – Move the lower part of the shaded area to 320 mV on both axis.