# LVD Timing Diagram Correction 

SPI-3R3 Figure 44 \& 45 correction Text Correction<br>Driver Level Issues

## Receiver Requirement

- The receivers require over drive to switch fast enough to not have skew problems.
- The receiver overdrive is not a function of the previous voltage, but a fixed 115 mV over the 60 mV AC threshold.
- AC measurement may switch is not 60 mV , it is 0 mV .
- No Receiver rise - fall time requirements specified




## Text Correction

- 9.2.3 ST Timing \& 9.2.4 DT Timing second paragraph second sentence
- With the maximum assertion level of V A it requires a signal that crosses the zero differential level by at least $0,25 \times \mathrm{V}$ A (but at least by 60 mV in all cases) to guarantee detection of a negation for fast signals.
- Change to: Receivers require at least 115 mV over the 60 mV AC threshold or 175 mV to guarantee detection with the proper receiver switching time.


## System Loss, Driver Requirements

- The previous system requirement was 115 mV
- 60 mV AC threshold plus 55 mV for crosstalk
- Receiver requirements of 175 mV
- The system test show a $50 \%$ reduction in signal level on a loaded bus.
- Minimum drive level of 400 mV is required, the current level is 270 mV .


## Annex A Changes

- Table A. 1
- Va Max Min -1V, - 175 mV
- Vn Min 175 mV, Max 1V
- Remove the third line of the table
- Note 1 -These limits allow 60 mV base A.C. level and a maximum 55 mV for crosstalk and other non-common mode noise.
Changes to: These limits allow 60 mV base A,C, level and a minimum of 115 mV


## Annex A Continued

- A.2.1 second paragraph second sentence
- This value shall be large enough that, after allowance for attenuation, reflections, and differential noise coupling, V S is at least $+60+175 \mathrm{mV}$ at the device connector to the LVD bus.


## A.2.1 Paragraph 4

- With the test circuit of figure A. 1 and the test conditions V1 and V2 in table A. 2 applied, the steadystate magnitude of the differential output voltage, V S , for an asserted state (V A ), shall be greater than or equal to 270400 mV and less than or equal to 780 mV . For the negated state, the polarity of V S shall be reversed ( V N ) and the differential voltage magnitude shall be greater than or equal to 260400 mV and less than or equal to 640 mV . The relationship between V A and V N specified in table A. 2 and shown graphically in figure A. 2 shall be maintained.


## Annex A Continued

- Table A. 2
- Change all the minimums to 400 mV
- Figure A. 2
- Move the lower part of the shaded area to 400 mV on both axis.

