

26-JAN-96
 Richard Uber
 Quantum Corp.

ASSUMPTIONS:


- Receiver sensitivity = +/- 30mv @ 40.0Mhz
 = +/- 20mv @ 0.1Mhz
- Terminator offset = 100 - 130mv favoring negation
- Terminator resistance = 100 - 115 ohms
- Line impedance = 85 (loaded)
 = 110 - 135 ohms (unloaded)
- Drive currents: Balanced is compared to unbalanced 2:1
- Incident wave voltages are calculated for attenuations of 0, -1, and -2 decibel.

TRANSITION CASES:

| # | start state | end state | |
|---|-----------------|-----------------|-----------------------|
| 1 | active negation | passive bus | Bus release |
| 2 | assertion | passive bus | Wired Or release |
| 3 | active negation | assertion | high speed transition |
| 4 | assertion | active negation | high speed transition |
| 5 | passive bus | assertion | Wired Or (not shown) |
| 6 | passive bus | active negation | (not shown) |

FAST-40 NOISE MARGIN CASES
Incident wave transitions, case #1

DRIVEN NEGATION ---> HIGH IMPEDENCE NEGATION (Bus Release):



$V1 = V_{neg} + I_{neg} * R_{term} / 2$
 $V_{swing} = Z_{line} * I_{neg} / 2$
 $V2 = V1 - V_{swing}$

worst case:

| | | |
|------------|-----|----------|
| V_{term} | min | 100 mv |
| R_{term} | min | 100 ohms |
| Z_{line} | max | 135 ohms |
| I_{neg} | max | - |


| V_{term} | R_{term} | Z_{line} | I_{neg} | $V0$ | V_{sw1} | $V1$ | -1 db | -2 db | V_{final} |
|------------|------------|------------|-----------|------|-----------|--------|-------|-------|-------------|
| -100 | 100 | 135 | 3.75 | -287 | 253 | - 34 | -62 | -86 | -100 |
| -100 | 100 | 135 | 4.5 | -325 | 303 | - 22** | -55 | -84 | -100 |
| -100 | 100 | 135 | 9 | -550 | 607 | + 57** | -9** | -68 | -100 |
| -100 | 100 | 135 | 16 | -900 | 1080 | +180** | +62** | -44 | -100 |

Conclusions:

- 1 There is no margin for ringing or crosstalk when active negation is turned off.
- 2 Protocol chip logic must tolerate bus release glitches lasting for a bus round trip time.
- 3 Problem is worst near the source, and gets better with attenuation.

FAST-40 NOISE MARGIN CASES
Incident wave transitions, case #2

ASSERTED --> PASSIVE NEGATED (WIRED OR Release):



| Worst case | | Best case | |
|------------|--------------|-----------|----------|
| Vterm | min 100 mv | max | 130 mv |
| Rterm | max 115 ohms | min | 100 ohms |
| Zline | min 85 ohms | max | 135 |
| Iassert | max - | min | - |

ASSERTION --> Passive NEGATION


| Vterm | Rterm | Zline | Iassert | V0 | Vsw | V1 | -1 db | -2 db | Vfinal |
|-------------|-------|-------|---------|-------|--------|--------|--------|--------|--------|
| Worst case: | | | | | | | | | |
| -100mv | 115 | 85 | 7.5ma | 331mv | -318mv | + 13** | + 48** | + 78** | -100mv |
| -100 | 115 | 85 | 9.0 | 417 | -382 | + 35** | + 77** | +114** | -100 |
| -100 | 115 | 85 | 16 | 820 | -680 | +140** | +216** | +280** | -100 |
| Best case: | | | | | | | | | |
| -130 | 100 | 135 | 7.5 | 245 | -506 | -261 | -206 | -157 | -100 |
| -130 | 100 | 135 | 9.0 | 320 | -607 | -287 | -221 | -162 | -100 |
| -130 | 100 | 135 | 16 | 670 | -1080 | -410 | -292 | -188 | -100 |

Conclusions:

- 1 Best case and worst case bracket the threshold, so typical cases are indeterminate.
- 2 Wired OR release transitions are NOT guaranteed to cleanly negate on the incident wave.
- 3 Protocol chips must tolerate "Wired Or" releases which flutter about threshold for a bus round trip time.
- 4 The lack of hysteresis on the LVD receivers may create new issues to be dealt with in the protocolchip logic.
- 5 Attenuation aggravates this problem.

FAST-40 NOISE MARGIN CASES
Incident wave transitions, case #3

DRIVEN NEGATED --> ASSERTED:



$$V0 = Vneg - Ineg * Rterm/2$$

$$Vswing = Zline * (Iasr/2 + Ineg/2)$$

$$Vfinal = (terminator\ offset) + Iasr * Rterm/2$$

$$Vincident_wave = V0 + Vswing$$

| | | | |
|-------------|--------|-----|--------|
| Worst case: | Vterm | max | 130mv |
| | Rterm | max | 115ohm |
| | Zline | min | 85ohm |
| | Idrive | min | - |

NEGATION --> ASSERTION

| Vterm | Rterm | Zline | I+/- | V0 | Vsw | Vinc | -1.0db | -2.0db | Vfinal |
|-------------|-------|-------|----------|--------|-------|------|--------|--------|--------|
| unbalanced: | | | | | | | | | |
| -130 | 115 | 85 | 6/3 | -303mv | 383mv | 80mv | 38mv | 1** | 215mv |
| -130m | 115 | 85 | 7.5/3.75 | -346 | 478 | 132 | 80 | 34 | 301 |
| -130 | 115 | 85 | 8/4 | -360 | 510 | 150 | 94 | 45 | 330 |
| -130 | 115 | 85 | 9.4.5 | -389 | 574 | 185 | 122 | 67 | 387 |
| -130 | 115 | 85 | 10/5 | -417 | 637 | 220 | 151 | 89 | 445 |
| balanced: | | | | | | | | | |
| -130 | 115 | 85 | 9/9 | -648 | 765 | 117 | 34 | -40** | 387 |
| -130 | 115 | 85 | 10/10 | -705 | 850 | 145 | 52 | -30** | 445 |
| -130 | 115 | 85 | 12/12 | -820 | 1020 | 200 | 89 | -10** | 560 |
| -130 | 115 | 85 | 14/14 | -935 | 1190 | 255 | 125 | 10** | 675 |
| -130 | 115 | 85 | 16/16 | -1050 | 1360 | 310 | 162 | 30 | 790 |

Conclusion:


For a bus with 1 decibel of loss and/or crosstalk, a "balanced current driver" will require 2 times as much power as an "unbalanced current driver" with a ratio of 2:1 for Assertion : Negation currents.

For a bus with 2 decibels of loss and/or crosstalk, a "balanced current driver" will require 3 times as much power as an "unbalanced current driver" with a ratio of 2:1 for Assertion : Negation currents.

| Loss | 2:1 ratio | Balanced |
|------|----------------------|-----------------|
| 1 db | 6.0/3.0 - 7.5/3.75mA | 9/9 - 11/11mA |
| 2 db | 7.5/3.75 - 9.0/4.5mA | 16/16 - 19/19mA |

FAST-40 NOISE MARGIN CASES
Incident wave transitions, case #4

ASSERTED --> DRIVEN NEGATED:



Worst case: Vterm min 100mv
 Rterm max 115ohm
 Zline min 85ohm
 Idrive min -


ASSERT --> NEGATE

| Vterm | Rterm | Zline | I+/- | V0 | Vsw | Vinc | -1.0db | -2.0db | Vfinal |
|-------------|-------|-------|----------|-------|--------|--------|--------|--------|--------|
| unbalanced: | | | | | | | | | |
| -100m | 115 | 85 | 6/3 | 275mv | -382mv | -107mv | - 65mv | - 28** | -272mv |
| -100m | 115 | 85 | 7.5/3.75 | 331mv | -478mv | -147mv | - 95mv | - 49 | -316 |
| -100 | 115 | 85 | 8/4 | 360 | -510 | -150 | - 94 | - 45 | -330 |
| -100 | 115 | 85 | 9/4.5 | 418 | -574 | -156 | - 93 | - 38 | -359 |
| -100 | 115 | 85 | 10/5 | 475 | -637 | -162 | - 92 | - 31 | -387 |
| balanced: | | | | | | | | | |
| -100 | 115 | 85 | 10/10 | 475 | -850 | -375 | -282 | -200 | -675 |
| -100 | 115 | 85 | 16/16 | 820 | -1360 | -540 | -392 | -260 | -1020 |

Conclusion:

No problems at the drive current targets determined by the
Negation -> Assertion transition:

| Loss | 2:1 ratio | Balanced |
|------|----------------------|-----------------|
| 1 db | 6.0/3.0 - 7.5/3.75mA | 9/9 - 11/11mA |
| 2 db | 7.5/3.75 - 9.0/4.5mA | 16/16 - 20/20mA |



The voltage ratio per unit length can be calculated as V_{out}/V_{in} .

The voltage ratio for the entire cable can be calculated as:

$$\text{Ratio} = (V_{out}/V_{in})^n, \text{ where } n = \text{number of unit lengths}$$

The unit of length can be made smaller (R goes down, n goes up) until the computed voltage ratio stops changing significantly.

The result is a table of attenuation ratios versus frequency.

INPUT PULSE:


An idealized input waveform is transformed into a Fourier Series, resulting in a table of harmonic coefficients versus frequency.

A sine wave generator is used for each harmonic with an amplitude equal to the product of the attenuation ratio and the harmonic coefficients. All sine wave generators are summed into a single node and then applied to the 85 ohm loaded line.


Three waveforms were studied:

- 40Mhz REQ/ACK square wave
- 20Mhz max data toggle rate
- 12.5ns REQ/ACK pulse at 10Mhz, to look at an isolated minimum width pulse

SUHOLD.SP SETUP/HOLD: BALANCED 8MA , 130MV VNEG
 96/01/15 12:19:03




SUHOLD2.SP SETUP/HOLD: UNBALANCED 8MA/-4MA , 130MV VNEG
96/01/26 14:55:31




SUHLD.TR1
VC122,121
SUHLD.TR2
VC322,321

SUHLD.TR1
VC112,111
SUHLD.TR2
VC312,311


*LONE.SP LONE REQ/ACK PULSE, +/-8MA 130MV VNEG RT=115 Z0=85
96/01/26 11:17:14



*LONE.SP LONE REQ/ACK PULSE +/-16MA 130MV VNEG RT=115 Z0=85
 96/01/26 11:23:12



*LONE.SP LONE REQ/ACK PULSE +/-32MA 130MV VNEG RT=115 Z0=85
96/01/26 11:20:22



*LONE1.SP LONE REQ/ACK PULSE, +8/-4MA, 130MV VNEG RT=115 Z0=85
96/01/26 11:42:06

