SPI-2 FRAMEWORK

THE ELEMENTS OF SPI-2 ARE TAKING SHAPE:

– A BASIC INTERFACE ARCHITECTURE IS PROPOSED
  • SUPPORTS BOTH SE AND DF IN THE SAME SILICON
  • USES THE SAME CONNECTORS AND CABLES AS SPI/FAST 20
  • AUTODETECTS TRANSMISSION SCHEME BEING USED AND SETS TRANSCEIVERS ACCORDINGLY
  • REQUIRES FULL DF PATH EVERYWHERE FOR DF BUT IS COMPATIBLE WITH A SE ONLY (COMMONED GROUNDS ETC) OR DF PATH (BOTH + AND - SIGNALS) FOR SE
  • HAS BETTER REAL COMMON MODE PERFORMANCE THAN TODAY’S DF
  • REPINS THE DF TO BE FUNCTIONALLY COMPATIBLE WITH SE
SPI-2 FRAMEWORK

THE ELEMENTS OF SPI-2 ARE TAKING SHAPE:

– A TIMING BUDGET FOR FAST 40 AND FAST 80 IS PROPOSED
  • BUILDS OFF THE PRESENT FAST 20 DF RECEIVER TIMINGS
  • PRESERVES ALL THE FAST 20 PULSE DISTORTION SKEW
  • RECLAIMS HALF OF THE “FAT” IN THE PRESENT CABLE SKEW (SAME CABLES)
  • GAINS MUCH FROM THE ELIMINATION OF SEPARATE TRANSCIEVERS

– THE VHDCI CONNECTION SCHEME IS STABILIZING FOR CABLED CONNECTIONS

– THE SCA-2 DEVICE CONNECTOR IS STABILIZING

– NEW UNIVERSAL AUTOSENSE TERMINATORS ARE PROPOSED
SPI-2 FRAMEWORK

THE ELEMENTS OF SPI-2 ARE TAKING SHAPE:

– COST IMPACTS OF “EXTRA” PINS HAVE BEEN ADDRESSED

– THE MAJOR IMPACTS OF 3.3 VOLT SUPPLIES HAVE BEEN ADDRESSED:
  • DROPOUT VOLTAGES FOR SE TERMINATORS
  • EFFECTS OF TERMPWR DISTRIBUTION
  • CHIP INPUT LEVELS

– COMPLETE DIFFSENS STRATEGY IS PROPOSED (INCLUDING LOW FREQUENCY GROUND SHIFT)

– HIGH FREQUENCY COMMON MODE ACTUALLY BETTER THAN WITH HIGH POWER DIFFERENTIAL
# SPI-2 Framework

## Setup and Hold Timings

<table>
<thead>
<tr>
<th>Protocol Chip</th>
<th>TX</th>
<th>Cable</th>
<th>RX</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FAST</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10 SE</td>
<td>24</td>
<td>1.0</td>
<td>23</td>
</tr>
<tr>
<td></td>
<td>34</td>
<td>4.0</td>
<td>4.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15</td>
<td>1.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>14</td>
<td>24</td>
</tr>
<tr>
<td>20 SE</td>
<td>12</td>
<td>0.5</td>
<td>11.5</td>
</tr>
<tr>
<td></td>
<td>17</td>
<td>16.5</td>
<td>11.5</td>
</tr>
<tr>
<td>10 DF</td>
<td>32</td>
<td>9*</td>
<td>23</td>
</tr>
<tr>
<td></td>
<td>42</td>
<td>4.0</td>
<td>4.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15</td>
<td>15</td>
</tr>
<tr>
<td>20 DF</td>
<td>16</td>
<td>4.5*</td>
<td>11.5</td>
</tr>
<tr>
<td></td>
<td>21</td>
<td>3.0</td>
<td>11.5</td>
</tr>
<tr>
<td>40 SE/DF</td>
<td>5</td>
<td>0.25</td>
<td>4.75</td>
</tr>
<tr>
<td></td>
<td>9</td>
<td>1.5</td>
<td>2.0</td>
</tr>
<tr>
<td>80 SE/DF</td>
<td>5</td>
<td>0.25</td>
<td>4.75</td>
</tr>
<tr>
<td></td>
<td>6.5</td>
<td>1.5</td>
<td>2.0</td>
</tr>
</tbody>
</table>

* INCLUDES SEPARATE TRANSCEIVER SKEW

---

**BILL HAM  DIGITAL EQUIPMENT  SPI-2 WORKING GROUP JULY 10, 1995**
SPI-2 FRAMEWORK
COST IMPACT OF “EXTRA PINS”

• WIDE DIFFERENTIAL REQUIRES MORE PINS THAN SINGLE ENDED (APPROX 20 - NOT 27 - MORE) -- ALL SIGNALS, EVEN “LOW SPEED” CONTROL SIGNALS NEED TO BE DIFFERENTIAL

• FAST 40/80 REQUIRES DIFFERENTIAL

• A UNIVERSAL SCSI INTERFACE MUST SUPPORT DIFFERENTIAL

• THEREFORE THE UNIVERSAL SOLUTION IMPOSES A COST PREMIUM FOR SINGLE ENDED ONLY APPLICATIONS DUE TO THE PIN COUNT INCREASE

• THIS COST NEEDS TO BE UNDERSTOOD AND WEIGHED AGAINST THE BENEFITS OF NOT NEEDING MULTIPLE SCSI INTERFACES

• ESTIMATES OF THE CHIP PACKAGING ARE:

  160 SE VS 180 DF PINS FOR 32 BIT PCI HOST CHIPS
  144 SE VS 164 DF PINS FOR TARGET CHIPS
  ~208 SE VS 230 DF PINS FOR 64 BIT PCI HOST CHIPS

  THIS DRIVES ~$1 TO 3 INCREASE / INTERFACE FOR THE UNIVERSAL SOLUTION
SPI-2 FRAMEWORK

KEY QUESTION:

HOW SHOULD WE ADDRESS THE INCREASING PROTOCOL OVERHEAD AS THE DATA PHASE SPEED INCREASES??

HOW MUCH OF THIS OVERHEAD IS PROTOCOL LIMITED AND HOW MUCH IS IMPLEMENTATION INEFFICIENCY??

CAN WE GAIN MAJOR OVERHEAD REDUCTIONS BY REDUCING THE OVERALL PROPAGATION DELAY RELATED PARAMETERS (IN EFFECT BY REDUCING THE BUS LENGTH)??

DO WE NEED A NEW MESSAGING SYSTEM??

SHOULD THIS BE A SPI-2 ISSUE??