Accredited Standards Committee*

X3, Information Processing Systems

Doc. No.: X3T10/94-130 r0

Date: June 1, 1994

Project: 995-D

Ref. Doc.:

Reply to: Mr. John Lohmeyer

AT&T/NCR Microelectronics

1635 Aeroplaza Dr.

Colo Spgs, CO 80916 (719) 573-3362

To: X3T10 Membership

Subject: Proposal for Control Mechanism for Reserved Handling

At the May 1994 X3T10 meeting, a motion to reverse the sense of the current reserved field checking requirements in SCSI-3 passed by a vote of 16:10. The voting margin was too close to believe that the action represents a real consensus on the topic. I believe that many of those in the minority on this action (including me) could be pursuaded to join the majority if there were some explicit mechanism to control this behavior. Consequently, I propose that the section on "Reserved" be revised and a DRC bit be added to bit 3 of byte 4 in the Control Mode Page in SPC as follows:

x.x.x Reserved

Reserved bits, fields, bytes, and code values are set aside for future standardization. Their use and interpretation may be specified by future extensions to this standard. A reserved bit, field, or byte shall be set to zero, or in accordance with a future extension to this standard. A target that receives a reserved bit, field, or byte that is not zero or receives a reserved code value shall:

- a) If the DRC bit in the control mode page is one, the target shall ignore nonzero reserved bits, fields, and bytes. The target may, at its discretion, map reserved code values to supported code values or terminate the command with CHECK CONDITION status and a sense key of ILLEGAL REQUEST.
- b) If the DRC bit in the control mode page is zero, the target shall terminate the command with CHECK CONDITION status and a sense key of ILLEGAL REQUEST.

It shall also be acceptable for a target to interpret a bit, field, byte, or code value in accordance with a future extension to this standard.

Telephone: 202-737-8888 (Press 1 twice) FAX: 202-638-4922 or 202-628-2829

Control mode page

Bit Byte	7	6	5	4	3		2	1		0
0	PS Reserved Page code (OAh)									
1	Page length (06h)									
2	Reserved RLEC									
3	Queue algorithm modif			ier Reserved			ved	QEri	r	DQue
4	EECA Res			rved	D	RC	RAENP	UAAEI	NP	EAENP
5				Reserve	ed					
6	(MSB) Ready AEN holdoff period									
7				ready 1	AEN HOI	uoii j	Serioa			(LSB)

A disable reserved checking (DRC) bit of one specifies that the target shall not perform checking of reserved bits, fields, and bytes. The target may perform checking of reserved code values or may map reserved code values into supported code values, at its discretion.

A DRC bit of zero specifies that the target shall perform checking of reserved bits, fields, bytes, and code values as described in x.x.x.