Proposed Changes to SPI

• Annex A.3 and A.4 Change

 d) The SCSI device being removed or inserted shall employ transceivers that conform to the requirements for glitch-free power on/off in 7.1.2 and 7.2.2. The SCSI device shall maintain the high-impedance state at the device connector contacts during a power cycle until the transceiver is enabled. Power Cycling includes on board Termpwr cycling, caused by plugging, and device power cycling caused by plugging or switching. Note that any on board switchable terminators as well as device transceivers may affect the impedance state at the device connector contacts.

• Annex A.4 Addition Limit Termpwr Bypassing

 g) Bypassing capacitors connecting to the Termpwr line on the device being inserted or removed shall not exceed 10 uF. For single-ended applications, bus termination shall use voltage regulation on both ends (Reference SCSI-2 Alternative 2).

Voh Issue

- 7.1.2 Voh allows 5.25V Maximum, Add
 - Recommended that drivers not source current above 4.0 VDC.

• 7.1.1 Single-ended Termination, Add f

 f) The Terminator shall not source current to the signal line whenever its terminal voltage is above 3.24 Volts.
Exception: Less than 0,3 meter bus applications -Example: Laptop Applications.

X3T10 Committee X3T10/94-038 Rev 5