To:	T10 Technical Committee
From:	Barry Olawsky, HP (barry.olawsky@hp.com)
Date:	4 October 2007
Subject:	T10/07-304r3 SAS-2 Zero-Length Test Load Section

Revision History

Revision 0 (3 July 2007) first revision

 Revision 1 (10 July 2007) added comments after July 5th conference call. Mostly editorial. Modified equation to allow for VNA calibration tolerance at low frequencies.
Revision 2 (10 July 2007) includes editorial changes made at July 10th face-to-face.

Revision 3 (4 October 2007) includes editorial changes made to Sdd21 equation to accommodate 0.2dB insertion loss at 50MHz.

Related Documents

sas2r10.pdf - Serial Attached SCSI 2 revision 07-013R6 SAS-2 Zero-Length Test Load Characterization (Barry Olawsky, Hewlett Packard)

Overview

Physically implementable zero-length test loads are not ideal. Measurement errors induced by the zero-length test load can be removed by de-embedding although the procedure is not ideal itself. Compliance of fixturing to some performance standards will reduce the measurement error and improve the accuracy of de-embedding.

Suggested Changes

Replace the zero-length test load section with the following text and graphics.

1.1.1.1 Zero-length test load

Figure 105 shows the zero-length test load as used for testing a transmitter device compliance point.



Figure 105 - Zero-length test load for transmitter device compliance point

Figure 105 — Zero-length test load for transmitter device compliance point

Figure 106 shows the zero-length test load as used for testing a receiver device compliance point.

Page 1 of 4



Deleted: s				
Deleted: Physically implementable				
Formatted: Bullets and Numbering				
Deleted: s				
Deleted: Also n				
Deleted: such as				
Deleted: Refer to				
Deleted: Annex B f				
Deleted: such effects				
Deleted: Since the de-embedding process can be difficult to perform accurately, u				
Deleted: that complies with the following specification is recommended				
Deleted: is specification applies to				
Deleted: ¶				

Page 2 of 4

	Figure X, Zero-Length Sdd21	Formatted: Centered
	The zero-length test load, including all fixturing and instrumentation required for the measurement, shall comply with the following equations:	Deleted: (Deleted:)
I	For <u>50</u> MHz <= f <= 6,0 GHz:	Deleted: 10
	$ SDD21(f) \ge -20 \log_{10}(e) \times ((1,0 \times 10-6 \times f_{0,5}) + (2,8 \times 10-11 \times f) + (5,3 \times 10-21 \times f_{2})) - 0.2 dB (see figure X)$	Deleted: < Deleted: 3,2
l	SDD11(f) <u>≤</u> = -15 dB	Deleted: >

THE FOLLOWING INFORMATION IS DISCUSSION PURPOSES ONLY. IT IS NOT TO BE INCLUDED IN THE SPECIFICATION.

Adding a DC loss of 0.1dB and rescaling the "f" term to "3" to force 4.0dB loss at 6GHz the additional margin is:



Adding a DC loss of 0.1dB and rescaling the "f" term to "2.8" to force 4.0dB loss at 6GHz the additional margin is:



Page 3 of 4

The original fixture sample data at low frequencies is as follows:

Case 1:



Case 2:



Page 4 of 4