To: T10 Technical Committee
From: Rob Elliott, HP (elliott@hp.com)

Date: 2 May 2007

Subject: 07-091r2 SAS-2 SMP function support for SNW-3 phy capabilities

# **Revision history**

Revision 0 (28 February 2007) First revision (offshoot of 06-362r3).

Revision 1 (12 April 2007) Incorporated comments from March 2007 SAS physical WG - added mode page/log page support and SNW selection. Restructured the SNW-3 bit definitions into the traditional "byte\bit" table format rather than a single little-endian bitstream. Per request by Bob Sheffield (Intel), changed the PROGRAMMED PHY CAPABILITIES field from containing only the changeable bits that the application client has selected to containing the full set of bits (including START and PARITY) that are scheduled to be sent in the next SNW-3.

Revision 2 (2 May 2007) Incorporated comments from April 2007 SAS protocol/physical WG. Moved mode page/log page changes to a separate proposal 07-214 (and an independent, possibly supporting proposal 07-215).

## **Related documents**

sas2r08 - Serial Attached SCSI - 2 (SAS-2) revision 8

06-324/06-515 SAS-2 SAS-2 Modifications to speed negotiation (Steve Finch, ST Microelectronics and Amr Wassal, PMC-Sierra) - incorporated into sas2r08

06-363r3 SAS-2 SNW-3 bit definitions (Rob Elliott, HP) - incorporated into 06-324r7

07-214 - SAS-2 Mode and log page support for SNW-3 phy capabilities (Rob Elliott, HP)

07-215 - SPC-4 Protocol-Specific log page subpages (Rob Elliott, HP)

#### **Overview**

Applications need to be able to access the SNW-3 phy capabilities bits.

- 1. Fields are added to the SMP DISCOVER response for phys controlled by management device servers:
  - a) incoming SNW-3 phy capabilities bits last received by the phy
  - b) outgoing SNW-3 phy capabilities bits last sent by the phy
  - c) outgoing SNW-3 phy capabilities bits that will be sent by the phy in the next SNW-3.
- 2. Fields are added to the SMP PHY CONTROL request to specify the changeable SNW-3 phy capabilities bits. The phy is not required to allow them be programmable, in case the system designer has determined for example that multiplexing must be enabled or must be disabled- this might only be allowed during system debug.

Rather than directly specifying all the bits as suggested in revisions 0 and 1 of this proposal, this revision defines fields only for the defined SNW-3 bits (each rate with/without SSC, and the requested logical link rate). These fields defer to the existing PROGRAMMED MINIMUM/MAXIMUM PHYSICAL LINK RATE fields, so they don't serve as a conflicting mechanism to select the rates.

The revision 1 proposal to allow SNW-1 and SNW-2 participation to be explicitly controlled is removed:

- a) the phy shall participate in SNW-1 if G1 without SSC is allowed;
- b) the phy shall participate in SNW-2 if G2 without SSC is allowed;
- c) the phy shall participate in SNW-3 as long as SNW-1 and SNW-2 lead to it based on the original SAS-1.1 SNW stepping algorithm.
- 3. The SNW-3 bit definitions are restructured to follow usual SCSI conventions of byte\bit tables, rather than include one little-endian bit stream with bits numbered 0 through 31.

# Suggested changes to SAS-2

#### 6.7.4.2 SAS speed negotiation sequence

# 6.7.4.2.1 SAS speed negotiation sequence overview

The SAS speed negotiation sequence establishes communications between the two phys of a physical link at the highest possible transmission rate.

The SAS speed negotiation sequence is a peer-to-peer negotiation technique that does not assume initiator and target (i.e., host and device) roles. The rules for speed negotiation are the same for both participating phys.

The SAS speed negotiation sequence consists of a set of speed negotiation windows (SNWs). Each speed negotiation windows (SNWs). Each speed negotiation windows (SNWs). Each speed negotiation windows (SNWs).

Speed negetiation windowSNWs conform to one of three defined formats:

- a) speed negotiation without training: SNW-1, SNW-2 and Final-SNW (see 6.7.4.2.3.2);
- b) phy capabilities exchange: SNW-3 (see 6.7.4.2.3.3); and
- c) speed negotiation with training: Train-SNW (see 6.7.4.2.3.4).

Many of the timing parameters used for defining the speed negotiation windowSNW are common to multiple windowSNW types. All of the timing specifications for all speed negotiation windowSNW types are defined in 6.7.4.2.2.

A SAS speed negotiation sequence may or may not include all three types of speed negotiation windowSNWs. Phys may implement a subset of speed negotiation windowSNWs provided that the subset implements a valid speed negotiation sequence. SAS speed negotiation sequences are defined in 6.7.4.2.4.

The transmitter device shall use SAS signal output levels during the SAS speed negotiation sequence as described in 5.3.6.5.

# 6.7.4.2.2 Speed negotiation timing specifications

Table 81 defines the timing specifications for the SAS speed negotiation windowssequence.

Table 81 — SAS speed negotiation sequence timing specifications

Parameter	Acronym	Time <sup>a</sup>	Comments
Rate change delay time	RCDT	750 000 OOBI <sup>b</sup>	The time the transmitter device shall transmit D.C. idle at the beginning of SNW-1, SNW-2, SNW-3, Final-SNW, and Train-SNW.
Speed negotiation transmit time	SNTT	163 840 OOBI <sup>c</sup>	During SNW-1, SNW-2, and Final-SNW, the time after RCDT during which ALIGN (0) or ALIGN (1) is transmitted at each physical link rate during the speed negotiation sequence.  During SNW-3, the time after RCDT in which bit cells and D.C. idle are transmitted.
Speed negotiation lock time	SNLT	153 600 OOBI <sup>d</sup>	The maximum time during SNW-1, SNW-2, and Final-SNW for a transmitter device to reply with ALIGN (1).
Actual lock time	ALT		The time during SNW-1, SNW-2, and Final-SNW at which actual dword synchronization occurs to the received ALIGN (0) or ALIGN (1) and the transmitter begins transmitting ALIGN (1) rather than ALIGN (0).
Speed- negotiation- windowSNW time	SNWT	913 840 OOBI <sup>e</sup>	The duration of SNW-1, SNW-2, SNW-3, or Final-SNW.
Bit cell time	ВСТ	2 200 OOBI <sup>i</sup>	The time to transmit a COMWAKE or D.C. idle during SNW-3.
Maximum training time	MTT	29 998 080 OOBI <sup>f</sup>	The maximum time for training to complete during Train-SNW.
Training lock time	TLT	28 497 920 OOBI <sup>g</sup>	The maximum time for a transmitter to reply with TRAIN_DONE during Train-SNW.
Actual training time	ATT		The time in which training of the receiver is complete.
Train-SNW window time	TWT		The actual duration of Train-SNW.
Maximum Train-SNW window time	MTWT	30 748 080 OOBI h	The maximum duration of Train-SNW.

a OOBI is defined in table 73 (see 6.6.1).

<sup>&</sup>lt;sup>b</sup> 750 000 OOBI (e.g., RCDT) is nominally 500 μs. Equal to: 18 750 x 40.

<sup>&</sup>lt;sup>c</sup> 163 840 OOBI (e.g., SNTT) is nominally 109,226 μs. Equal to: 4 096 x 40.

<sup>&</sup>lt;sup>d</sup> 153 600 OOBI (e.g., SNLT) is nominally 102,4 μ<u>s.</u> Equal to: (4 096 - 256) x 40.

e 913 840 OOBI (e.g., SNWT) is nominally 609,226 µs. Equal to: RCDT + SNTT.

f 29 998 080 OOBI (e.g., MTT) is nominally 19,998 719 ms. Equal to: 11 718 x 64 x 40. This is the time of the maximum number of complete training patterns that fit into 20 ms.

g 28 497 920 OOBI (e.g., TLT) is nominally 18,998 613 ms. Equal to: 11 132 x 64 x 40. This is the time of the maximum number of complete training patterns that fit into 19 ms.

<sup>&</sup>lt;sup>h</sup> 30 748 080 OOBI (e.g., MTWT) is nominally 20,498 719 ms. Equal to: RCDT + MTT.

<sup>&</sup>lt;sup>1</sup> 2 200 OOBI is nominally 1,466.6 µs. Equal to the COMWAKE signal time (see table 74 in 6.6.2).

### 6.7.4.2.3 Speed negotiation window (SNW) definitions

### 6.7.4.2.3.1 Speed negotiation window SNW definitions overview

During each speed negotiation window SNW, a phy shall either:

- a) transmit and receive as defined for the speed negotiation window SNW; or
- b) transmit D.C. idle and not receive.

If a phy transmits as defined for the speed negotiation window SNW and receives the expected transmission, then the speed negotiation window SNW is valid.

If a phy does not receive the expected transmission from the attached phy, then the speed negotiation—windowSNW is invalid.

NOTE 1 - If a phy transmits D.C. idle during a speed negotiation windowSNW, then the attached phy may not receive the expected transmission and the speed negotiation windowSNW is invalid.

# 6.7.4.2.3.2 SNW-1, SNW-2, and Final-SNW

Figure 127 defines the speed negotiation window SNW format for SNW-1, SNW-2, and Final-SNW, including:

- a) speed negotiation window time (SNWT);
- b) rate change delay time (RCDT);
- c) speed negotiation transmit time (SNTT);
- d) speed negotiation lock time (SNLT); and
- e) actual lock time (ALT).




Figure 127 — SNW-1, SNW-2, and Final-SNW

Table 82 defines when a phy supports SNW-1.

Table 82 — SNW-1 support

Field in I						
PROGRAMMED MINIMUM PHYSICAL LINK RATE field	Support SNW-1					
8h (i.e., 1,5 Gbps)	<u>10b or 11b</u>	<u>yes</u>				
	<u>no</u>					
<sup>a</sup> For a phy controlled by a management device server, this field is in the DISCOVER response (see 10.4.3.5).						

Table 83 defines when a phy supports SNW-2.

### Table 83 — SNW-2 support

Field in [							
PROGRAMMED MINIMUM PHYSICAL LINK RATE field	Support SNW-2						
8h - 9h (i.e., 1,5 Gbps or 3 Gbps)	<u>yes</u>						
	<u>no</u>						
<sup>a</sup> For a phy controlled by a management device server, this field is in the DISCOVER response (see 10.4.3.5).							

#### A phy supports Final-SNW if either:

- a) SNW-1 is valid and SNW-2 is invalid;
- b) SNW-1 is valid, SNW-2 is valid, and SNW-3 is invalid; and
- c) SNW-1 is invalid, SNW-2 is valid, and SNW-3 is invalid.
- If the phy supports the physical link rate SNW, the speed negotiation window SNW shall consist of the following transmission sequence:
  - 1) transmission of D.C. idle for an RCDT; and
  - 2) if the phy supports the physical link rate, transmission of ALIGNs at that physical link rate for the remainder of the SNWT (i.e., for SNTT).
- If the phy does not support the <a href="mailto:physical-link-rate-SNW">physical-link-rate-SNW</a>, <a href="mailto:the-SNW shall consist of transmission of D.C. idle for the entire SNWT.">the SNWT</a>.
- Table 84 defines the speed negotiation window SNW rate used in SNW-1, SNW-2, and Final-SNW.

Table 84 — Speed negetiation window SNW rates used in SNW-1, SNW-2, and Final-SNW

SNW	Speed negotiation windowSNW rate		
SNW-1	1,5 Gbps		
SNW-2	3 Gbps		
Final-SNW	Based on SNW-1, SNW-2, and SNW-3 validity: a) 1,5 Gbps if SNW-1 is valid and SNW-2 is invalid; and b) 3 Gbps if SNW-2 is valid and SNW-3 is invalid.		

If the phy supports the speed negotiation windowSNW rate, it shall attempt to synchronize on an incoming series of dwords at that rate for the SNLT. The received dwords may be ALIGN (0) or ALIGN (1) primitives. If the phy achieves dword synchronization within the SNLT, it shall change from transmitting ALIGN (0) primitives to transmitting ALIGN (1) primitives for the remainder of the SNTT (i.e., the remainder of the speed-negotiation windowSNW time). The point at which the phy achieves dword synchronization is called the actual lock time (ALT). If the phy does not achieve dword synchronization within the SNLT, it shall continue transmitting ALIGN (0) primitives for the remainder of the SNTT (i.e., the remainder of the speed negotiation-windowSNW).

At the end of the SNTT, if a phy is both transmitting and receiving ALIGN (1) primitives, it shall consider the SNW valid.

The phy shall enable or disable SSC transmit with SSC disabled (see 5.3.8) during SNW-1, SNW-2, and Final-SNW.

#### 6.7.4.2.3.3 SNW-3

SNW-3 allows the phys to exchange phy capabilities values indicating supported settings and other information.

A phy supports SNW-3 if either:

- a) SNW-1 and SNW-2 are both valid;
- b) SNW-1 and SNW-2 are both invalid; or
- c) SNW-1 is invalid and SNW-2 is valid.

If a phy supports SNW-3, then the phy:

- a) transmits a 32-bit phy capabilities value describing the capabilities of the phy; and
- b) receives a 32-bit phy capabilities value from the attached phy. If the attached phy does not support SNW-3, the phy capabilities bits are all set to zero (i.e., D.C. idle).

If a phy does not support SNW-3, then the phy:

- a) transmits D.C. idle; and
- b) ignores any SNW-3 phy capabilities bits received.

The first bit of the phy capabilities value is the START bit and shall be transmitted as a one. Each of the remaining 31 bits is a one or zero.

The transmitter shall:

- 1) transmit D.C. idle for an RCDT;
- 2) transmit 32 phy capabilities bits; and
- 3) transmit D.C. idle for the remainder of SNTT.


Table 85 defines the content of each phy capabilities bit.

Table 85 — SNW-3 phy capabilities bit

Value	Transmitted
One	COMWAKE (see 6.6)
Zero	D.C. idle

Figure 128 defines SNW-3, including:

- a) speed negetiation windowSNW time (SNWT);
- b) speed negetiation windowSNW rate of 1,5 Gbps;
- c) rate change delay time (RCDT); and
- d) speed negotiation transmit time (SNTT).



The phy may enable or disable SSC transmit with SSC enabled or disabled (see 5.3.8) during SNW-3.

Table 84 defines the SNW-3 phy capabilities bits. For each bit defined as reserved, the phy shall transmit a zero (i.e., D.C. idle) and shall ignore the received value.

Table 84 — SNW-3 phy capabilities bits

Bit(s)	Description	Changeable_a			
Header					
<del>0</del> <del>(first bit)</del>	START bit	no			
4	TX SSC TYPE bit	no			
2 to 3	Reserved	no			
4 to 7	REQUESTED LOGICAL LINK RATE field bit 4 is the MSB; bit 7 is the LSB	no			
Supported so	ettings bits				
8	G1 WITHOUT SSC SUPPORTED bit	<del>yes</del>			
9	G1 WITH SSC SUPPORTED bit	<del>yes</del>			
<del>10</del>	G2 WITHOUT SSC SUPPORTED bit	<del>yes</del>			
11	G2 WITH SSC SUPPORTED bit	<del>yes</del>			
<del>12</del>	G3 WITHOUT SSC SUPPORTED bit	<del>yes</del>			
<del>13</del>	G3 WITH SSC SUPPORTED bit	<del>yes</del>			
<del>14 to 30</del>	Reserved	no			
Trailer					
31 (last bit)	PARITY bit	no			
a In the "Changeable" column, phys controlled by a management device server with the SMP PHY CONTROL function (see 10.4.3.24) may set bits labeled "yes" to one in the SNW-3 PHY CAPABILITIES CHANGEABLE field and shall set bits labeled "no" to zero.					

Table 85 defines the SNW-3 phy capabilities. For each bit defined as reserved, the phy shall transmit a zero (i.e., D.C. idle) and shall ignore the received value. Byte 0 shall be transmitted first and byte 3 shall be transmitted last. Within each byte, bit 7 shall be transmitted first and bit 0 shall be transmitted last (e.g., overall, the START bit is transmitted first and the PARITY bit is transmitted last).

Table 85 — SNW-3 phy capabilities

Byte\Bit	<u>7</u>	<u>6</u>	<u>5</u>	<u>4</u>	<u>3</u>	<u>2</u>	1	<u>0</u>
<u>0</u>	<u>START</u> (1b)	TX SSC TYPE	Reserved REQUESTED LOGICAL LINK RATE			RATE		
1	G1 WITHOUT SSC	G1 WITH SSC	G2 WITHOUT SSC	G2 WITH SSC	G3 WITHOUT SSC	G3 WITH SSC	Rese	erved
2		Reserved						
<u>3</u>		<u>Reserved</u> <u>PARITY</u>						

The START bit shall be set to one. The phy's receiver shall use this bit to establish the timing for the subsequent bits.

A TX SSC TYPE bit set to one indicates that the phy's transmitter uses center-spreading SSC when SSC is enabled (e.g., the phy is an expander phy that supports attachment to SATA devices). A TX SSC TYPE bit set to zero indicates that the phy's transmitter uses down-spreading SSC when SSC is enabled (e.g., the phy is a SAS phy), or that the phy does not support SSC.

NOTE 2 - The phy receiver may use the TX SSC TYPE bit to optimize its CDR circuitry. This bit indicates the type of SSC used when attached to a SAS phy or an expander phy.

The REQUESTED LOGICAL LINK RATE field indicates if the phy supports multiplexing (see 6.10) and, if so, the logical link rate that the phy is requesting. If the phy is managed by an SMP target port, the field is based on the REQUESTED LOGICAL LINK RATE field in the SMP PHY CONTROL and DISCOVER functions (see 10.4.3.18). This field is independent of the supported settings bits (e.g., G3, G2, and G1 with or without SSC).

Table 86 defines the requested logical link rate based on the transmitted and received REQUESTED LOGICAL LINK RATE fields.

Transmitted REQUESTED LOGICAL LINK RATE field	Received REQUESTED LOGICAL LINK RATE field	Requested logical link rate	
0h (i.e., no multiplexing)	Any	Negotiated physical link rate	
	8h (i.e., 1,5 Gbps)		
9h (i.a. 1.5 Chna) <sup>a</sup>	9h (i.e., 3 Gbps)	1.5.Chpo	
8h (i.e., 1,5 Gbps) <sup>a</sup>	Ah (i.e., 6 Gbps)	1,5 Gbps	
	Bh - Fh (i.e., future rates)		
	8h (i.e., 1,5 Gbps)	1,5 Gbps	
Ob (i.a. 2 Chna) <sup>a</sup>	9h (i.e., 3 Gbps)		
9h (i.e., 3 Gbps) <sup>a</sup>	Ah (i.e., 6 Gbps)	3 Gbps	
	Bh - Fh (i.e., future rates)		
	8h (i.e., 1,5 Gbps)	1,5 Gbps	
Ab (i.a. 6 Chna) <sup>a</sup>	9h (i.e., 3 Gbps)	3 Gbps	
Ah (i.e., 6 Gbps) <sup>a</sup>	Ah (i.e., 6 Gbps)	6 Chas	
	Bh - Fh (i.e., future rates)	6 Gbps	

Table 86 — Requested logical link rate

Negotiated physical link rate

1,5 Gbps

3 Gbps

6 Gbps

Table 87 defines whether or not multiplexing is enabled and defines the negotiated logical link rate based on the requested logical link rate (see table 86) and the negotiated physical link rate (see 6.7.4.2.4).

Requested logical link rate Negotiated Negotiated Multiplexing (see table 86) physical link rate logical link rate 1.5 Gbps 1.5 Gbps Disabled 1,5 Gbps 3 Gbps 1,5 Gbps Enabled 6 Gbps 3 Gbps 1,5 Gbps 1,5 Gbps Disabled 3 Gbps 3 Gbps 3 Gbps 6 Gbps Enabled 3 Gbps 1,5 Gbps 1,5 Gbps 6 Gbps Disabled 3 Gbps 3 Gbps 6 Gbps 6 Gbps

Table 87 — Multiplexing negotiation

A G1 WITHOUT SSC SUPPORTED bit set to one indicates that the phy supports G1 (i.e., 1,5 Gbps) without SSC. A G1 WITHOUT SSC SUPPORTED bit set to zero indicates that the phy does not support G1 without SSC. If the phy supports SNW-1 and supports SNW-3, then the G1 WITHOUT SSC SUPPORTED bit shall be set to one.

Disabled

1,5 Gbps

3 Gbps

6 Gbps

A G1 WITH SSC SUPPORTED bit set to one indicates that the phy supports G1 (i.e., 1,5 Gbps) with SSC. A G1 WITH SSC SUPPORTED bit set to zero indicates that the phy does not support G1 with SSC.

A G2 WITHOUT SSC SUPPORTED bit set to one indicates that the phy supports G2 (i.e., 3 Gbps) without SSC. A G2 WITHOUT SSC SUPPORTED bit set to zero indicates that the phy does not support G2 without SSC. If the phy supports SNW-2 and supports SNW-3, then the G2 WITHOUT SSC SUPPORTED bit shall be set to one.

A G2 WITH SSC SUPPORTED bit set to one indicates that the phy supports G2 (i.e., 3 Gbps) with SSC. A G2 WITH SSC SUPPORTED bit set to zero indicates that the phy does not support G2 with SSC.

A G3 WITHOUT SSC SUPPORTED bit set to one indicates that the phy supports G3 (i.e., 6 Gbps) without SSC. A G3 G3 WITHOUT SSC SUPPORTED bit set to zero indicates that the phy does not support G3 without SSC.

A G3 WITH SSC SUPPORTED bit set to one indicates that the phy supports G3 (i.e., 6 Gbps) with SSC. A G3 WITH SSC SUPPORTED bit set to zero indicates that the phy does not support G3 with SSC.

The PARITY bit provides for error detection of the SNW-3 phy capabilities. The PARITY bit shall be set to one or zero such that the total number of SNW-3 phy capabilities bits that are set to one is even, including the START bit and the PARITY bit. If the PARITY bit received is incorrect based upon the received bits, then the parity is bad and the phy shall consider it a phy reset problem (see 6.7.4.2.4).

Table 88 lists some example SNW-3 phy capabilities values.

Table 88 — Example SNW-3 phy capabilities values

Code <sup>a</sup>	Description				
80540000h	Down-spreading SSC G1, G2, and G3 with SSC supported				
80FC0001h	Down-spreading SSC G1, G2, and G3 with and without SSC supported				
80A80000h	G1, G2, and G3 without SSC supported				
C0FC0000h	Center-spreading SSC G1, G2, and G3 with and without SSC supported				
C9FC0000h	Center-spreading SSC Requested 3 Gbps logical link rate G1, G2, and G3 with and without SSC supported				
C8F00001h	Center-spreading SSC Requested 1,5 Gbps logical link rate G1 and G2 with and without SSC supported				
a Expressed as a 32-bit value with byte 0 bit 7 (i.e., the START bit) as the MSB and byte 3 bit 0 as the LSB (i.e., the PARITY bit).					

# 10.4.3.5 DISCOVER function

The DISCOVER function returns information about the specified phy. This SMP function provides information from the IDENTIFY address frame received by the phy and additional phy-specific information. This SMP function shall be implemented by all management device servers.

NOTE 3 - The DISCOVER LIST function (see 10.4.3.12) returns information about one or more phys.

...

Table 236 defines the response format.

Table 236 — DISCOVER response (part 1 of 3)

Byte\Bit	7	6	5	4	3	2	1	0
0		SMP FRAME TYPE (41h)						
1				FUNCT	ION (10h)			
2				FUNCTIO	ON RESULT			
3		RESPONSE LENGTH (17h)						
4	(MSB)		EXPANDED CHANCE COUNT					
5		•	EXPANDER CHANGE COUNT (LS					
6			Reserved —					
8			Ve2e1Aen ————————————————————————————————————					
9		PHY IDENTIFIER						
10		Reserved						
11								
12	Reserved	ATTA	CHED DEVICE	TYPE		Res	served	

Table 236 — DISCOVER response (part 2 of 3)

Byte\Bit	7	6	5	4	3	2	1	0	
13	Reserved				NEGOTIATED PHYSICAL LINK RATE			RATE	
14		Reserved				ATTACHED STP INITIATOR	ATTACHED SMP INITIATOR	ATTACHED SATA HOST	
15	ATTACHED SATA PORT SELECTOR	SATA Reserved				ATTACHED STP TARGET	ATTACHED SMP TARGET	ATTACHED SATA DEVICE	
16									
23				SAS AD	DRESS				
24									
31				ATTACHED S	AS ADDRESS				
32				ATTACHED PH	IY IDENTIFIEF	₹			
33	Reserved					ATTACHED INSIDE ZPSDS PERSISTENT	ATTACHED REQUESTED INSIDE ZPSDS	ATTACHED BREAK_REPLY CAPABLE	
34				Rese	rvod				
39				Rese	iveu				
40	PROGRA	MMED MINIMU	JM PHYSICAL	LINK RATE	HARDWARE MINIMUM PHYSICAL LINK RATE				
41	PROGRA	MMED MAXIMU	JM PHYSICAL	LINK RATE	HARDWARE MAXIMUM PHYSICAL LINK RATE				
42				PHY CHAN	GE COUNT				
43	VIRTUAL PHY		Reserved		PARTIAL PATHWAY TIMEOUT VALUE			ALUE	
44		Res	erved		ROUTING ATTRIBUTE				
45	Reserved			C	ONNECTOR T	YPE			
46				CONNECTOR	ELEMENT INI	DEX			
47				CONNECTOR	PHYSICAL L	INK			
48				Rese	rved				
49				1,696	1 V G U				
50				Vandor	enacific				
51		Vendor specific							
52				ATTACHED					
59	ATTACHED DEVICE NAME								
60	Reserved	REQUESTED INSIDE ZPSDS CHANGED BY EXPANDER	INSIDE ZPSDS PERSISTENT	REQUESTED INSIDE ZPSDS	ZONE ADDRESS RESOLVED	ZONE GROUP PERSISTENT	INSIDE ZPSDS	ZONING ENABLED	

Table 236 — DISCOVER response (part 3 of 3)

Byte\Bit	7	6	5	4	3	2	1	0		
61		Reserved								
62				11030						
63		ZONE GROUP								
64		SELF-CONFIGURATION STATUS								
65		SELF-CONFIGURATION LEVELS COMPLETED								
66				Rese	nvod					
67		-		17636	ivea					
68			SELE	CONFICURAT	ION CAC ADD	DECC.				
75		-	SELF-	CONFIGURAT	ION SAS ADL	ress				
<del>76</del>				Rose	rved					
91		-	Reserved							
<u>76</u>		_	COLIED III ED DILIV CADADII ITIEC							
<u>79</u>			SCHEDULED PHY CAPABILITIES ————————————————————————————————————							
<u>80</u>		_	C	CURRENT PHY	CAPABII ITIF	S				
<u>83</u>										
<u>84</u>		_	A <sup>-</sup>	TTACHED PHY	CAPABILITIE	:S				
<u>87</u>										
<u>88</u>		_		Rese	rved					
<u>91</u>					<u></u>					
92		_		Rese	rved					
93										
94		Reserved NEGOTIATED PHYSICAL LINK RATE								
95		Reserved MUXING						HARDWARE MUXING SUPPORTED		
96	(MSB)			CR	C					
99		<del>-</del>						(LSB)		

The SMP FRAME TYPE field shall be set to 41h.

The FUNCTION field shall be set to 10h.

The FUNCTION RESULT field is defined in 10.4.3.2.

The RESPONSE LENGTH field shall be set to 17h. For compatibility with previous versions of this standard, a RESPONSE LENGTH field set to 00h indicates that there are 12 dwords before the CRC field.

..

The SELF-CONFIGURATION SAS ADDRESS field indicates the SAS address of the SMP target port to which the self-configuring expander device established a connection or attempted to establish a connection using the specified phy and resulted in the status indicated by the SELF-CONFIGURATION STATUS field.

The SCHEDULED PHY CAPABILITIES field indicates the SNW-3 phy capabilities bits that are going to be transmitted in the next link reset sequence containing SNW-3 as defined in table 85 in 6.7.4.2.3.3. This field reflects any changes specified with the SMP PHY CONTROL function (see 10.4.3.18).

The CURRENT PHY CAPABILITIES field indicates the outgoing SNW-3 phy capabilities bits transmitted in the last link reset sequence as defined in table 85 in 6.7.4.2.3.3. If the last link reset sequence did not include SNW-3 or was a SATA link reset sequence, the CURRENT PHY CAPABILITIES field shall be set to zero.

The ATTACHED PHY CAPABILITIES field indicates the incoming SNW-3 phy capabilities bits received in the last SNW-3 as defined in table 85 in 6.7.4.2.3.3. If the last link reset sequence did not include SNW-3 or was a SATA link reset sequence, the ATTACHED PHY CAPABILITIES field shall be set to zero.

The CRC field is defined in 10.4.3.2.

#### 10.4.3.18 PHY CONTROL function

The PHY CONTROL function requests actions by the specified phy. This SMP function may be implemented by any management device server. In zoning expander devices, if zoning is enabled then this function shall only be processed from SMP initiator ports that have access to zone group 2 or the zone group of the specified phy (see 4.9.3.2).

Table 289 defines the request format.

Table 289 — PHY CONTROL request (part 1 of 2)

Byte\Bit	7	6	5	4	3	2	1	0	
0	SMP FRAME TYPE (40h)								
1		FUNCTION (91h)							
2		Reserved							
3		REQUEST LENGTH ( <del>09h</del> <u>0Ah</u> )							
4	(MSB)	(MSB) EXPECTED EXPANDER CHANGE COUNT (LSB							
5									
6		Reserved ————							
8									
9		PHY IDENTIFIER							
10	PHY OPERATION								
11	Reserved						UPDATE PARTIAL PATHWAY TIMEOUT VALUE		
12 31	Reserved								

### Table 289 — PHY CONTROL request (part 2 of 2)

Byte\Bit	7	6	5	4	3	2	1	0	
32	PROGRAM	MED MINIMUI	M PHYSICAL	LINK RATE	Reserved				
33	PROGRAMMED MAXIMUM PHYSICAL LINK RATE Reserved								
34									
35		Reserved ————							
36		Reserved PARTIAL PATHWAY TIMEOUT VALUE							
37									
39	Reserved ———								
<u>40</u>	<u>G1 SSC</u> <u>G2 SSC</u> <u>G3 SSC</u> <u>Reserved</u>						<u>/ed</u>		
<u>41</u>	Reserved								
<u>42</u>	Reserved REQUESTED LOGICAL LINK RATE								
<u>43</u>	<u>Reserved</u>								
<del>40</del> <u>44</u>	(MSB)	(MSB)							
43 <u>47</u>		•			ONO			(LSB)	

The SMP FRAME TYPE field shall be set to 40h.

The FUNCTION field shall be set to 91h.

The REQUEST LENGTH field shall be set to <u>09h0Ah</u>. For compatibility with previous versions of this standard, a REQUEST LENGTH field set to 00h specifies that there are 9 dwords before the CRC field.

The EXPECTED EXPANDER CHANGE COUNT field is defined in the SMP CONFIGURE GENERAL request (see 10.4.3.14).

The PHY IDENTIFIER field specifies the phy (see 4.2.7) to which the SMP PHY CONTROL request applies.

...

I

I

An update partial pathway timeout value bit set to one specifies that the partial pathway timeout value field shall be honored. An update partial pathway timeout value bit set to zero specifies that the partial pathway timeout value field shall be ignored.

The PROGRAMMED MINIMUM PHYSICAL LINK RATE field specifies the minimum physical link rate the phy shall support during a link reset sequence (see 4.4.1). Table 290 defines the values for this field. This value is reported in the DISCOVER response (see 10.4.3.5). If this field is changed along with a phy operation of LINK RESET or HARD RESET, that phy operation shall utilize the new value for this field. This value is reported in the DISCOVER response (see 10.4.3.5).

The PROGRAMMED MAXIMUM PHYSICAL LINK RATE field specifies the maximum physical link rates the phy shall support during a link reset sequence (see 4.4.1). Table 290 defines the values for this field. This value is reported in the DISCOVER response (see 10.4.3.5). If this field is changed along with a phy operation of LINK RESET or HARD RESET, that phy operation shall utilize the new value for this field. This value is reported in the DISCOVER response (see 10.4.3.5).

Table 290 — PROGRAMMED MINIMUM PHYSICAL LINK RATE and PROGRAMMED MAXIMUM PHYSICAL LINK RATE fields

Code	Description
0h	Do not change current value
1h -7h	Reserved
8h	1,5 Gbps
9h	3 Gbps
Ah	6 Gbps
Bh - Fh	Reserved for future physical link rates

If the PROGRAMMED MINIMUM PHYSICAL LINK RATE field or the PROGRAMMED MAXIMUM PHYSICAL LINK RATE field is set to an unsupported or reserved value, or the PROGRAMMED MINIMUM PHYSICAL LINK RATE field and PROGRAMMED MAXIMUM PHYSICAL LINK RATE field are set to an invalid combination of values (e.g., the minimum is greater than the maximum), the management device server shall not change either of their values and may return a function result of SMP FUNCTION FAILED in the response frame. If it returns a function result of SMP FUNCTION FAILED, it shall not perform the requested phy operation.

The Partial Pathway timeout value field specifies the amount of time in microseconds the expander phy shall wait after receiving an Arbitrating (Blocked On Partial) confirmation from the ECM before requesting that the ECM resolve pathway blockage (see 7.12.4.5). A partial pathway timeout value field value of zero (i.e., 0 µs) specifies that partial pathway resolution shall be requested by the expander phy immediately upon reception of an Arbitrating (Blocked On Partial) confirmation from the ECM. The partial pathway timeout value field is only honored when the update partial pathway timeout value bit is set to one. This value is reported in the DISCOVER response (see 10.4.3.5).

The G1 SSC field specifies the values to which the phy shall set the G1 WITHOUT SSC bit and the G1 WITH SSC bit in the SNW-3 phy capabilities and is defined in table 291.

Table 291 — G1 SSC field

<u>Code</u>	SNW-3 phy capabilities bits			
	G1 WITHOUT SSC bit	G1 WITH SSC bit		
<u>00b</u>	Do not change current settings			
<u>01b</u>	<u>0</u>	See a		
<u>10b</u>	See <sup>a</sup>	<u>0</u>		
<u>11b</u>	<u>066</u>	See a		

a If the PROGRAMMED MINIMUM PHYSICAL LINK RATE field is set to 8h (i.e., 1,5 Gbps) and the PROGRAMMED MAXIMUM PHYSICAL LINK RATE field is greater than or equal to 8h, then set this bit to one.

Otherwise, set this bit to zero.

The G2 SSC field specifies the values to which the phy shall set the G2 WITHOUT SSC bit and the G2 WITH SSC bit in the SNW-3 phy capabilities and is defined in table 292.

Table 292 — G2 SSC field

Code	SNW-3 phy capabilities bits				
	G2 WITHOUT SSC bit	G2 WITH SSC bit			
<u>00b</u>	Do not change current settings				
<u>01b</u>	0	See a			
<u>10b</u>	- <u>See <sup>a</sup></u>	<u>0</u>			
<u>11b</u>	<u> </u>	See a			

a if the PROGRAMMED MINIMUM PHYSICAL LINK RATE field is less than or equal to 9h (i.e., 3 Gbps) and the PROGRAMMED MAXIMUM PHYSICAL LINK RATE field is greater than or equal to 9h, then set this bit to one. Otherwise, set this bit to zero.

The G3 SSC field specifies the values to which the phy shall set the G3 WITHOUT SSC bit and the G3 WITH SSC bit in the SNW-3 phy capabilities and is defined in table 293.

Table 293 — G3 SSC field

Code	SNW-3 phy capabilities bits			
Code	G3 WITHOUT SSC bit	G3 WITH SSC bit		
<u>00b</u>	Do not change current se	ttings		
<u>01b</u>	<u>0</u>	See a		
<u>10b</u>	See <sup>a</sup>	<u>0</u>		
<u>11b</u>	000	See a		

a if the PROGRAMMED MINIMUM PHYSICAL LINK RATE field is less than or equal to Ah (i.e., 6 Gbps) and the PROGRAMMED MAXIMUM PHYSICAL LINK RATE field is greater than or equal to Ah, then set this bit to one. Otherwise, set this bit to zero.

If the phy supports multiplexing, the REQUESTED LOGICAL LINK RATE field specifies the value to which the phy shall set the REQUESTED LOGICAL LINK RATE field in the SNW-3 phy capabilities and is defined in table 294. Otherwise, the REQUESTED LOGICAL LINK RATE field shall be set to 0h.

Table 294 — REQUESTED LOGICAL LINK RATE field

Code	<u>Description</u> a
<u>0h</u>	Do not change current setting
<u>8h</u>	<u>1,5 Gbps_b</u>
<u>9h</u>	3 Gbps <sup>c</sup>
<u>Ah</u>	6 Gbps d
All others	Reserved

- This field is not bounded by the PROGRAMMED MINIMUM PHYSICAL LINK RATE field and the PROGRAMMED MAXIMUM PHYSICAL LINK RATE field.
- b 8h causes multiplexing to be enabled if the physical link rate is 3 Gbps or 6 Gbps and both phys support multiplexing.
- <sup>2</sup> 9h causes multiplexing to be enabled if the physical link rate is 6 Gbps and both phys support multiplexing.
- Ah causes multiplexing to be disabled regardless of the physical link rates if both phys support multiplexing.

The CRC field is defined in 10.4.3.1.

Table 291 defines the response format.

Table 295 — PHY CONTROL response

Byte\Bit	7	6	5	4	3	2	1	0
0	SMP FRAME TYPE (41h)							
1		FUNCTION (91h)						
2		FUNCTION RESULT						
3	RESPONSE LENGTH (00h)							
4	(MSB)	CRC (LSB)						
7								

The SMP FRAME TYPE field shall be set to 41h.

The FUNCTION field shall be set to 91h.

The FUNCTION RESULT field is defined in 10.4.3.2.

The RESPONSE LENGTH field shall be set to 00h.

The CRC field is defined in 10.4.3.2.