

To: T10 Technical Committee
From: Rob Elliott, HP (elliott@hp.com)
Date: 12 September 2006
Subject: 06-409r1 SAS-2 IDENTIFY address frame REASON field

Revision history

Revision 0 (6 September 2006) First revision, extracted from 05-381r4 SAS-2 Multiplexing
Revision 1 (12 September 2006) Incorporated comments from September SAS protocol WG

Related documents

sas2r02 - Serial Attached SCSI - 2 (SAS-2) revision 2
05-381r4 and later - SAS-2 Multiplexing (Rob Elliott, HP)

Overview

This adds a REASON field to the identify address frame to indicate the reason the phy chose to run a link reset sequence. This was originally part of the multiplexing proposal, where it was added to indicate that detecting the wrong MUX primitive in a logical link was the cause.

Suggested changes to SAS-2

7.8.2 IDENTIFY address frame

Table 84 defines the IDENTIFY address frame format used for the identification sequence. The IDENTIFY address frame is sent after the phy reset sequence completes if the physical link is a SAS physical link.

Table 84 — IDENTIFY address frame format

| Byte\Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-------------------------------------|-------------|---|---|---|--------------------|--------------------|-------------------------------------|
| 0 | Restricted (for OPEN address frame) | DEVICE TYPE | | | ADDRESS FRAME TYPE (0h) | | | |
| 1 | Reserved | | | | Restricted (for OPEN address frame) REASON | | | |
| 2 | Reserved | | | | SSP INITIATOR PORT | STP INITIATOR PORT | SMP INITIATOR PORT | Restricted (for OPEN address frame) |
| 3 | Reserved | | | | SSP TARGET PORT | STP TARGET PORT | SMP TARGET PORT | Restricted (for OPEN address frame) |
| 4 | Restricted (for OPEN address frame) | | | | | | | |
| 11 | | | | | | | | |
| 12 | SAS ADDRESS | | | | | | | |
| 19 | | | | | | | | |
| 20 | PHY IDENTIFIER | | | | | | | |
| 20 | Reserved | | | | | | | |
| 27 | | | | | | | | |
| 28 | (MSB) | CRC | | | | | | |
| 31 | | | | | | | | (LSB) |

The DEVICE TYPE field specifies the type of device containing the phy, and is defined in table 85.

Table 85 — DEVICE TYPE field

| Code | Description |
|------------|------------------------|
| 001b | End device |
| 010b | Edge expander device |
| 011b | Fanout expander device |
| All others | Reserved |

The ADDRESS FRAME TYPE field shall be set to 0h.

The REASON field indicates the reason for the link reset sequence and is defined in in table 86.

Table 86 — REASON field

| <u>Code</u> | <u>Description</u> |
|-------------|--|
| 0h | Unknown reason |
| 1h | Power on |
| 2h | Hard reset (e.g., phy received a HARD RESET primitive during the hard reset sequence)(see 4.4.2), or SMP PHY CONTROL function HARD RESET phy operation (see 10.4.3.18) |
| 3h | SMP PHY CONTROL function LINK RESET phy operation, or TRANSMIT SATA PORT SELECTION SIGNAL phy operation (see 10.4.3.18) |
| 4h | Loss of dword synchronization (see x.x) |
| 5h | After the multiplexing sequence completes, MUX (LOGICAL LINK 0) received in logical link 1 or MUX (LOGICAL LINK 1) received in logical link 0 (see 7.xx) |
| 6h | L_T nexus loss timer expired in the STP target port of an STP/SATA bridge when the phy was attached to a SATA device (see 4.6) |
| 7h | Break Timeout Timer expired (see 7.12.8) |
| 8h | Phy test function stopped (see 10.4.3.19) |
| 9h - Fh | Reserved |

An SSP INITIATOR PORT bit set to one [specifiesindicates](#) that an SSP initiator port is present. An SSP INITIATOR PORT bit set to zero [specifiesindicates](#) that an SSP initiator port is not present. Expander devices shall set the SSP INITIATOR PORT bit to zero.

An STP INITIATOR PORT bit set to one [specifiesindicates](#) that an STP initiator port is present. An STP INITIATOR PORT bit set to zero [specifiesindicates](#) that an STP initiator port is not present. Expander devices shall set the STP INITIATOR PORT bit to zero.

An SMP INITIATOR PORT bit set to one [specifiesindicates](#) that an SMP initiator port is present. An SMP INITIATOR PORT bit set to zero [specifiesindicates](#) that an SMP initiator port is not present. Expander devices may set the SMP INITIATOR PORT bit to one.

An SSP TARGET PORT bit set to one [specifiesindicates](#) that an SSP target port is present. An SSP TARGET PORT bit set to zero [specifiesindicates](#) that an SSP target port is not present. Expander devices shall set the SSP TARGET PORT bit to zero.

An STP TARGET PORT bit set to one [specifiesindicates](#) that an STP target port is present. An STP TARGET PORT bit set to zero [specifiesindicates](#) that an STP target port is not present. Expander devices shall set the STP TARGET PORT bit to zero.

An SMP TARGET PORT bit set to one [specifiesindicates](#) that an SMP target port is present. An SMP TARGET PORT bit set to zero [specifiesindicates](#) that an SMP target port is not present. Expander devices shall set the SMP TARGET PORT bit to one.

For SAS ports, the SAS ADDRESS field [specifiesindicates](#) the port identifier (see 4.2.6) of the SAS port transmitting the IDENTIFY address frame. For expander ports, the SAS ADDRESS field [specifiesindicates](#) the device name (see 4.2.4) of the expander device transmitting the IDENTIFY address frame.

The PHY IDENTIFIER field [specifiesindicates](#) the phy identifier of the phy transmitting the IDENTIFY address frame.

See 4.1.3 for additional requirements concerning the DEVICE TYPE field, SSP INITIATOR PORT bit, STP INITIATOR PORT bit, SMP INITIATOR PORT bit, SSP TARGET PORT bit, STP TARGET PORT bit, SMP TARGET PORT bit, and SAS ADDRESS field.

The CRC field is defined in 7.8.1.