Comparison of Equalization Schemes for 6Gbps SAS Channels

Joe Caroselli, Amaresh V. Malipatil

High Speed Interface Systems Engineering LSI Logic




Introduction

- Review of simulator and parameters
- Overview of channels
- Presentation of results

Simulator Review



Three System Model Approach




T10/06-049r1

Analytic Model

- Includes
 - Intersymbol Interference
 - Tx Jitter
 - Electronics (White) Noise
 - Crosstalk
- Does Not Include
 - Receiver Sensitivity
 - Duty Cycle Distortion
 - Other Sources of DJ





January 10, 2006

T10/06-049r1

Overview of Simulations

- Equalization architectures with a linear FIR feedforward (FF) filter in the TX, and a decision feedback (FB) equalizer in the Rx are compared.
- The number of taps in the feedforward and feedback equalizers are varied.
- The effect of one near-end crosstalk aggressor is considered.
- A simple RC model with pole at 0.75*baud rate is used for the transmitter.
- Mellitz capacitor-like package model included on both transmitter and receiver.

Parameters Used


- Only DJ is from ISI
 No DCD, PJ included
- 0.010UI σ RJ added
- Signal-To-Electronics Noise Ratio 45dB
- Crosstalk added as noted
- Ideal receiver sensitivity assumed

Description of Results

- SNR at optimal sampling point is shown. No measurement of horizontal eye opening is presented.
- x-axis shows number of DFE taps used
- Each line represents a different number of feedforward (FF) equalizer taps used in the TX
- Crosstalk is assumed to occur at the same frequency as the signal. The worst case crosstalk phase at the ideal sampling point is selected.
- All tap values are ideal.


TCTF Backplanes







T10/06-049r1

LSI LOGIC







Comparison to T10/05-428r0 Vertical Eye Opening

	6dB FFE No DFE	0dB FFE 5-tap DFE	# DFE taps/ dB de-emph					
			No xtalk	HP15	HP16	HP17	HP18	HP19
HP01	0.10	0.20	0 / 7.0 dB					
HP02	0.10	0.22	0 / 6.4 dB					
HP03	0.12	0.25	0 / 6.6 dB					
HP04	0.13	0.25	0 / 5.4 dB					
HP05	0.11	0.22	0 / 6.5 dB					
HP06	0.09	0.18	0 / 8.3 dB					
HP07	0.11	0.21	0 / 6.8 dB					
HP08	0.11	0.19	0 / 8.1 dB					
HP09	0.03	0.12	0 / 8.7 dB					
HP10	Closed	0.11	1 / 5.7 dB					
HP11	0.01	0.11	1 / 6.2 dB					
HP12	0.13	0.22		0 / 6.1 dB*				
HP13	0.12	0.24		0 / 4.1 dB**				
HP14	0.09	0.21	0 / 2.9 dB					

* HP12 with HP20 or HP22 as aggressor.

** HP13 with HP21 or HP23 as aggressor.

LSI LOGIC

Conclusions

- Dell, Molex and TCTF require no DFE or 1-tap DFE
- HP Channels require more DFE compensation and the DFE requirements vary significantly depending on the victim and the aggressor. (See following detailed results)
- A reasonable compromise between chip area & power and the number of channels that can be supported is:
 - Reference TX: 1post-cursor FFE tap (plus possibly one pre-cursor FFE tap)
 - Reference RX: 1 (or possibly 2) DFE taps




Summary of Results




HP Backplanes





T10/06-049r1


LSI LOGIC





LSI LOGIC *


January 10, 2006


T10/06-049r1





















































































































































T10/06-049r1










T10/06-049r1


LSI LOGIC





LSI LOGIC *


January 10, 2006


T10/06-049r1

















January 10, 2006

T10/06-049r1

LSI LOGIC








Dell Backplanes







T10/06-049r1

