### Analysis of DFE Error Bursts on Primitive Sequences

05-422r0 Considerations for SAS 2.0

**Steve Gorshe** 

www.pmc-sierra.com

.This presentation is by PMC-Sierra, Inc. to further the work of T10. PMC-Sierra, Inc. This document has been prepared by PMC-Sierra, Inc. to assist T10. It is proposed to the subcommittee as a basis for discussion and is not to be construed as a binding proposal on PMC-Sierra. PMC-Sierra specifically reserves the right to amend or modify the material contained herein and nothing herein shall be construed as conferring or offering licenses or rights with respect to any intellectual property of PMC-Sierra

Sept.200

#### Introduction

- Contribution 05-263 examined the potential error bursts that can result from a DFE receiver.
  - Focused on the 5-tap reference receiver from the OIF CEI for 5/6 Gbit/s
  - Error bursts will be 7 bits or less. (Specifically, the probability of a bit error 8 or more bits past in the initial error is no greater than the probability of a channel error in that bit.)
    - Note: Even in a 7-bit burst, the probability is much smaller that all 7 bits will contain errors.
- This contribution examines the impact of this error multiplication on the SAS primitive sequences.



#### **Impact on SAS Primitive Sequences**

- Per Annex J, the Hamming distance between SAS primitives (in the 10B domain – 40-bit dword) is at least 8.
  - Hence, a DFE-induced error burst won't cause aliasing problems.
- The other consideration is redundant primitive sequences



## Impact on SAS Redundant Primitive Sequences

- The redundant SAS primitive sequences are sent 6 times with receiver needing to receive three consecutive good ones.
  - BREAK, BROADCAST, and HARD\_RESET
- A DFE-induced error burst will either corrupt one or two consecutive primitives.
  - If only a single primitive is corrupted, there's no problem.
  - If 2 primitives are corrupted, it's only a problem if it's the middle two (leading to a sequence of 2 good / 2 bad / 2 good primitives at the receiver).



#### Impact on HARD\_RESET

- HARD\_RESET is only sent after speed negotiation, in place of an IDENTIFY address frame. Losing a HARD\_RESET results in the intended recipient going back to OOB in 1 ms because an IDENTIFY address frame never shows up). The sender of HARD\_RESET won't know it was not received, however, so will go ahead and send an IDENTIFY address frame the next time through.
- <u>Conclusion</u>: This may require the HARD\_RESET to be sent twice to insure that it was received.
- Note: Thanks to Rob Elliot for his help with this initial analysis

#### Impact on BROADCAST

- Losing a BROADCAST could result in missing a topology CHANGE notice or an enclosure services notification (e.g. over-temperature). Since they are not guaranteed delivery, software is supposed to routinely poll as a backup. So DFE would just increase the need for polling.
- <u>Conclusion</u>: BROADCAST messages reception isn't guaranteed. It's not a problem as long as the polling is being performed



#### Impact on BREAK

- Losing a BREAK could result in going back to OOB (which gets both phys in sync), or one or both phys just assume the physical link is idle again. They might reach this conclusion at different times, creating some race conditions.
- A number of race conditions have previously been identified associated with the BREAK primitive.
  - The issues and proposed protocol solutions are on the T10 web site as documents 05-040r0, 05-093r0, 05-145r0, and 05-086r0.



#### Impact on BREAK loss (continued)

- General Case 1 End device A is in the break\_wait state (i.e., initiated the BREAK) and the BREAK primitive is lost.
  - Device A will ignore all subsequently received response primitives (OPEN\_REJECT or OPEN\_ACCEPT) or OPEN frames from end device B.
  - A race condition results when device B sends a response frame followed by an OPEN frame.
    - Device B then times out due to device A ignoring its OPEN and enters a break\_wait state.




#### Impact on BREAK loss (continued)

- General Case 2 Device B is in the break state (i.e., receives the BREAK and bounces back a BREAK response) and the BREAK response to device A is lost.
  - Again, any OPEN sent by device B to device A prior to A's timeout expiring will be ignored, resulting in a timeout at device B.



#### Impact on BREAK loss (continued)



- The potential impact of a DFE receiver increases the importance of resolving the issues.



#### Conclusions

- DFE receivers won't cause aliasing problems between primitives.
- The impact of DFE receivers on redundant primitive sequences:
  - No problem for HARD\_RESET
  - Potential loss of BROADCAST makes polling more desirable
  - There are no additional race conditions that couldn't already occur due to other signal integrity/bit error issues. DFE receivers increase the importance of resolving them.



#### Appendix – OIF analysis for a 5-tap DFE (10<sup>-12</sup> BER)

		Gain in Prob due to	Error rate due to	
Burst	P = Prob Error	DFE	DFE	
1	1	0	0	<- Error injection site
2	0.018559815	1.85068E+10	0.018559815	
3	1.92979E-12	1.924277649	9.26925E-13	
4	1.00286E-12	1	0	
5	1.15258E-10	114.9285952	1.14255E-10	
6	8.90643E-09	8.88099E+03	8.90542E-09	
7	1.20615E-12	1.202701207	2.03282E-13	
8	1.00286E-12	1	0	
9	1.00286E-12	1	0	
10	1.00286E-12	1	0	
11	1.00286E-12	1	0	

- Searched all tap configurations (tap weights from OIF, see Appendix of 05-263). Longest burst when we have taps at positions 1, 4 and 4 5, none at 2 and 3.
- DFE has measurable effect on Prob(error) only at burst length <= 7.
- Spreadsheet here data-mined from OIF2003.267.02 by Winston Mok of PMC-Sierra for RapidIO



#### Appendix – OIF Tap Weight Limits (See "Reference Receiver", OIF-CEI-02.0, p.131)

- 1. Rx equalization: 5 tap DFE, with infinite precision accuracy and having the following restriction on the coefficient values:
- Let W[N] be sum of DFE tap coefficient weights from taps N through M where
  - N = 1 is previous decision (i.e. first tap)
  - M = oldest decision (i.e. last tap)
  - R\_Y2 = T\_Y2 = 400mV
  - $Y = min(R_X1, (R_Y2 R_Y1) / R_Y2) = 0.30$
  - Z = 2/3 = 0.66667
  - Then W[N]  $\leq$  Y \* Z<sup>(N 1)</sup>
- For the channel compliance model the number of DFE taps (M) = 5. This gives the following maximum coefficient weights for the taps:
  - $W[1] \le 0.2625$  (sum of taps 1 to 5)
  - $W[2] \le 0.1750$  (sum of taps 2 to 5)
  - $W[3] \le 0.1167$  (sum of taps 3 to 5)
  - $W[4] \le 0.0778$  (sum of taps 4 and 5)
  - W[5] ≤ 0.0519 (tap 5)
  - Notes:
    - These coefficient weights are absolute assuming a T\_Vdiff of 1Vppd
    - For a real receiver the restrictions on tap coefficients would apply for the actual number of DFE taps implemented (M)



PMC-SIERRA



# PMC-SIERRA

Thinking You Can Build On

www.pmc-sierra.com



14 Sept.2005