

To: T10 Technical Committee  
 From: Rob Elliott, HP (elliott@hp.com)  
 Date: 30 January 2005  
 Subject: 04-370r3 SAS-1.1 Merge IT and IR with XT and XR

### **Revision history**

Revision 0 (6 November 2004) First revision

Revision 1 (1 December 2004) Incorporated comments from November SAS Physical WG. Updated all the figures to use transmitter/receiver circuit/device terminology and show where test loads are applied. Separated the concept of transmitter device testing and receiver device tolerance testing.

Revision 2 (9 December 2004) Incorporated comments from 12/2 and 12/9 SAS Physical teleconferences - selected "alternate" table formats, introduced "probe points" early, changed "signal characteristic" to "signal characteristic at probe points" in table headers.

Revision 3 (30 January 2005) Incorporated comments from January SAS Physical WG - including reduce the suggested plausible cable length from 8 m to 6 m.

### **Related documents**

sas1r07 - Serial Attached SCSI 1.1 revision 7

04-337 SAS-1.1 TCTF editorial changes (Barry Olawsky, HP)

### **Overview**

1. The XT/XR compliance points are currently used for both expanders and initiators that support being attached to SATA devices, while IT/IR are used for those that do not support being attached to SATA devices.

The only differences between XT/XR and IT/IR are:

- a) clock frequency tolerance: +350/-5350 ppm (for spread-spectrum support) at XR, +/-100 ppm at IR; and
- b) minimum receiver eye voltage levels: 225 mV at XR, 325 mV at IR.

Every other number is the same. This results in a lot of duplicated numbers. For example, all the XR rows in the jitter tables are the same as the IR rows.

The XT/XR and IT/IR compliance points are proposed to be combined into a single set of IT/IR compliance points, with the differences for SATA drive support highlighted where necessary. The "SATA" column is removed from the transmitter device characteristics table.

2. There is some confusion over where exactly the compliance points are located. Proposed figures are added showing the location of the compliance points for each type of connector interface and how the test loads are used to test compliance at those points.

3. SATA II defines numerous types of devices, including 3 Gbps devices:

- c) 1i = 1.5 Gbps original SATA-1.0a spec for internal cables (transmit 400-600 mV; receive 325 mV).
- d) 1m = 1.5 Gbps for hosts using "short" backplanes and external cables (requires the HBA transmit within a tighter range 500-600 mV, and requires that it receive a lower level of 240 mV).
- e) 1x = 1.5 Gbps for external use and port selectors (bumps transmitter up to 1600 mV).
- f) 2i = 3 Gbps for internal use (transmit 400-700 mV).
- g) 2m = 3 Gbps for "short" backplanes and external cables (transmit 500-700 mV; receive 240 mV).
- h) 2x = 3 Gbps for external use and port selectors (transmit 800-1600 mV; receive 275 mV).

SAS expanders and HBAs that support SATA devices should work with all of the above, including the most difficult 1i and 2i devices. The existing minimum receiver eye voltage level of 225 mV supports 1i devices.

A place for the minimum receive voltage level is proposed, but the actual value is not proposed. A number needs to be determined that supports all types of 3 Gbps devices including 2i devices. The compliance point clarifications should help illustrate that this number only applies to SAS devices (and backplanes supporting them) and does not imply requirements on the SATA devices themselves.

4. SATA II allows OOB signals to optionally be created from 1.5 Gbps D24.3 characters (0011 patterns) rather than ALIGN primitives (which have some lower frequency content due to the fact that ALIGN(0) contains K28.5, which contains a burst of 5 zeros or 5 ones).

Because of this, "ALIGN burst" needs to be renamed to avoid confusion. "OOB burst" is proposed. Chapter 5 currently uses "OOB ALIGN burst" so those simply reduce to "OOB burst". Chapter 6 uses "ALIGN burst" on its own, so those change to "OOB burst."

5. The internal cables/internal backplanes/external cables table should not specify common mode impedance for "mated connectors." All the other specifications (media, receiver termination, transmitter source termination) are already made through mated connectors (per note b).

6. The internal wide cable needs to add "differential impedance imbalance," as is already specified for the internal cables/internal backplanes/external cables.

7. Many table entries do not clearly state whether they are expressing a minimum or maximum value. Clarification is proposed where needed.

8. Better distinction is made between transmitter device signal output characteristics and receiver device tolerance characteristics. Several tables are duplicated (their values could diverge in the future).

9. After testing real SAS phys with real external cables, the January SAS physical WG felt that the suggested plausible 8 meter cable length needs to be reduced to 6 meters.

10. The SAS physical WG continues to struggle with the requirement that the receiver device jitter tolerance of applied sinusoidal jitter be measured at an "applied sinusoidal swept frequency" of "... to > 5 MHz." Revision 2 of this proposal added "or the highest frequency trackable by the receiver device" which the WG felt is too vague.

The January SAS physical WG decided to change the maximum to be based on the rate:

3.75 MHz times  $2^{(\text{generation}-1)}$  (i.e., 3.75 MHz at 1.5 Gbps and 7.5 MHz at 3 Gbps).

Since the existing requirement is 5 MHz, that is kept as an overriding minimum.

The equation assumes that the phy supports receiving spread-spectrum clocking:  $(5000 \text{ ppm} * \text{bit rate} / 2)$ . Phys that do not support being attached to SATA don't need as high a number, but the WG felt it simpler to just provide one number.

11. The January SAS physical WG was troubled by this: "The receiver device shall operate within a BER of  $10^{-12}$  when a SAS signal with valid voltage and timing characteristics is delivered to the compliance point from a 100 ohm source." since there is no margin listed on the 100 ohm number. After debating referring to the impedance and media tables which include a  $\pm$  value on that number, the group decided to just add the word "nominal."

## **Suggested changes**

### **2.4 Other references**

For information on the current status of the listed documents, or regarding availability, contact the indicated organization.

*Serial ATA 1.0 Design Guides*. 5 April 2002

*Serial ATA II: Extensions to Serial ATA 1.0. Revision 1.0*. 16 October 2002

*Serial ATA II: Port Selector. Revision 1.0*. 28 July 2003

[\*Serial ATA II: Electrical Specification. Revision 1.0\*. 26 May 2004](#)

NOTE 1 - NOTE 2 - For information on the current status of Serial ATA documents, see the Serial ATA International Organization at <http://www.serialata.org>.

## **5.3 Transmitter and receiver electrical characteristics**

### **5.3.1 Compliance points**

Signal behavior at separable connectors and ~~integrated circuit package connections that satisfy the description for a compliance point~~ require compliance with ~~transmitter and receiver~~ [signal](#) characteristics

defined by this standard only if the connectors ~~or integrated circuit package connections~~ are identified as compliance points by the supplier of the parts that contain or comprise the candidate compliance point.

Signal compliance is measured at physical positions denoted as probe points inside a test load. Probe points identify the position in the test load where the signal properties are measured but do not imply that physical probing is used for the measurement. Physical probing may be disruptive to the signals and should not be used unless verified to be non-disruptive.

Table 1 lists the compliance points.


**Table 1 — Compliance points**

Compliance point	Type	Description
IT	intra-enclosure (i.e., internal)	<u>The signal from a transmitter device (see 3.1.237), as measured at probe points in a test load attached with an internal connector (i.e., SAS plug, SAS internal cable receptacle, SAS internal cable SATA-style signal cable receptacle, SAS backplane receptacle, or SAS internal wide cable receptacle)</u> <del>Internal connector; transmit serial port</del>
IR	intra-enclosure (i.e., internal)	<u>The signal going to a receiver device (see 3.1.146), as measured at probe points in a test load attached with an internal connector</u> <del>Internal connector; receive serial port</del>
CT	inter-enclosure (i.e., cabinet)	<u>The signal from a transmitter device, as measured at probe points in a test load attached with an external connector (i.e., SAS external cable plug, SAS external receptacle)</u> <del>External connector; transmit serial port</del>
CR	inter-enclosure (i.e., cabinet)	<u>The signal going to a receiver device, as measured at probe points in a test load attached with an external connector</u> <del>External connector; receive serial port</del>
<del>XT</del>	<del>intra-enclosure</del>	<del>Expander or SAS initiator phy; transmit serial port</del>
<del>XR</del>	<del>intra-enclosure</del>	<del>Expander or SAS initiator phy; receive serial port</del>


[\[begin all-new portion\]](#)

Figure 1 shows the locations of the CT and CR compliance points using an external cable, and shows how two of the compliance points are tested using test loads with SAS external connectors (see figure 68 and figure 69 in 5.3.11).

External receptacle/external cable plug



Testing the top-left CT



Testing the top-right CR






Figure 1 — External cable CT and CR compliance points

Figure 2 shows the locations of the IT and IR compliance points using a backplane with a SAS backplane receptacle (see 5.2.3.4) that is not attached to a SATA device, and shows how the compliance points are tested using test loads with SAS internal connectors (see figure 68 and figure 69 in 5.3.11).

Backplane receptacle/SAS plug



Testing IR:



Testing IT:




Figure 2 — Backplane IT and IR compliance points

If the backplane supports SATA devices being attached to the SAS backplane receptacle (see 5.2.3.4), there are no IT or IR compliance points. SATA defines the signal characteristics that the SATA device delivers and that the SAS backplane is required to deliver to the SATA device, as shown in figure 3.

Backplane receptacle/SATA device plug






Figure 3 — Backplane compliance points with SATA device attached

Figure 4 shows the locations of the IT and IR compliance points using an internal wide cable, and shows how two of the compliance points are tested using test loads with SAS internal connectors (see figure 68 and figure 69 in 5.3.11).

Internal wide cable receptacle/internal wide cable plug



Testing the top-left IT:



Testing the top-right IR:




Figure 4 — Internal wide cable IT and IR compliance points

Figure 5 shows the locations of the IT and IR compliance points using an internal wide cable and a backplane, where the backplane is not attached to a SATA device. It also shows how two of the compliance points are tested using test loads with SAS internal connectors (see figure 68 and figure 69 in 5.3.11)

Internal wide receptacle/internal wide cable and backplane receptacle/SAS plug




Figure 5 — Internal wide cable and backplane IT and IR compliance points

Figure 6 shows the locations of the IT and IR compliance points using an internal wide cable and a backplane, where the backplane supports being attached to a SATA device. There are no IT and IR compliance points at the SAS backplane receptacle connector when a SATA device is attached; SATA defines the signal



characteristics that the SATA device delivers and that the SAS backplane is required to deliver to the SATA device. There are compliance points at the internal wide connector, however.

Internal wide receptacle/internal wide cable and backplane receptacle/SATA device plug






Figure 6 — Internal cable and backplane compliance points with SATA device attached

Figure 7 shows the locations of the IT and IR compliance points using an internal cable.

SATA-style host plug/SAS internal cable SATA-style signal cable receptacle, and SAS internal cable receptacle/SAS plug



Testing the top-left IT:



Testing the top-right IR:




Figure 7 — Internal cable IT and IR compliance points

[\[end of all-new portion\]](#)

### 5.3.2 General electrical characteristics ~~interface specification~~

A TxRx connection is the complete simplex signal path between the ~~output reference point of one phy or retimer to the input reference point of a second phy or retimer,~~ transmitter circuit and receiver circuit over which a BER of  $< 10^{-12}$  is achieved.

A TxRx connection segment is that portion of a TxRx connection delimited by separable connectors or changes in media.

This subclause defines the interfaces electrical requirements of the ~~serial electrical~~ signal at the compliance points IT, IR, CT, and CR, XT, and XR in a TxRx connection. ~~The IT, IR, CT, and CR points are located at the connectors of a TxRx connection.~~

Each compliant phy shall be compatible with ~~this serial electrical interface~~ these electrical requirements to allow interoperability within a SAS environment. All TxRx connections described in this subclause shall exceed the BER objective of  $10^{-12}$ . The parameters specified in this section support meeting this requirement under all conditions including the minimum input and output amplitude levels.

For external cables, ~~these signal specifications~~ electrical requirements are consistent with using good quality passive cable assemblies constructed with shielded twinaxial cable with 24 gauge solid wire up to ~~eight meters~~ 6 meters in length.

Table 2 defines the general interface electrical characteristics.

**Table 2 — General interface electrical characteristics**

Characteristic	Units	1,5 Gbps	3,0 Gbps
Physical link rate	MBps	150	300
Bit rate (nominal)	Mbaud	1 500	3 000
Unit interval (UI)(nominal)	ps	666,6	333,3
Physical link rate tolerance at <del>XR</del> <sup>b</sup> <u>IR, if a SATA device is attached<sup>b</sup></u>	ppm	+350 / -5 350	
Physical link rate tolerance at IR <u>if a SATA device is not attached</u> and <u>at CR</u>	ppm	± 100	
Physical link rate tolerance at IT <u>and CT,</u> <del>and XT</del>	ppm	± 100	
Media Impedance (nominal) <sup>a</sup>	ohm	100	
A.C. coupling capacitor, maximum <sup>c</sup>	nF	12	
Transmitter <u>device</u> transients, maximum <sup>d</sup>	V	± 1,2	
Receiver <u>device</u> transients, maximum <sup>d</sup>	V	± 1,2	
Receiver A.C. common mode voltage tolerance $V_{CM}$ , minimum <sup>e</sup>	mV(P-P)	150	
Receiver A.C. common mode frequency tolerance range $F_{CM}$ <sup>e</sup>	MHz	2 to 200	

<sup>a</sup> The media impedances are the differential impedances.  
<sup>b</sup> Allows support for SATA devices with spread spectrum clocking (see ATA/ATAPI-7 V3). ~~SAS initiator phys supporting being attached to SATA devices should also use these tolerances.~~  
<sup>c</sup> The coupling capacitor value for A.C. coupled transmit and receive pairs.  
<sup>d</sup> The maximum transmitter device and receiver device transients are measured at nodes  $V_P$  and  $V_N$  on the test loads shown in figure 8 (for the transmitter device) and figure 9 (for the receiver device) during all power state and mode transitions. Test conditions shall include the system power supply ramping at the fastest possible rate for both power on and power off conditions.  
<sup>e</sup> Receivers shall tolerate sinusoidal common mode noise components within the peak-to-peak amplitude ( $V_{CM}$ ) and the frequency range ( $F_{CM}$ ).

---



---

Editor's Note 1: in all tables in this proposal, joined the 1.5 and 3.0 Gbps cells together if they have the same value. This helps highlight the differences.

---



---



---



---

Editor's Note 2: moved these figures after the main table rather than before

---



---

Figure 8 shows the **transmitter transient** test circuit [attached to IT or CT to test transmitter device transients](#).




Figure 8 — Transmitter **device** transient test circuit

Figure 9 shows the **receiver transient** test circuit [attached to IT or CT used to test receiver device transients](#).




Figure 9 — Receiver **device** transient test circuit

### 5.3.3 Eye masks

#### 5.3.3.1 Eye masks overview

The eye masks shown in this subclause shall be interpreted as graphical representations of the voltage and time limits **of the signal on the signal at the compliance point**. The eye mask boundaries define the eye contour of the  $10^{-12}$  **jitter** population at all signal levels. Current equivalent time sampling **oscilloscope** technology is not practical for measuring compliance to this eye contour. See MJSQ for methods that are suitable for verifying compliance to these eye masks.

### 5.3.3.2 Transmitter device eye mask

Figure 11 describes the eye mask used for testing the signal output of the transmitter device at IT, CT, IR, and CR. This eye mask applies to jitter after the application of a single pole high-pass frequency-weighting function that progressively attenuates jitter at 20 dB/decade below a frequency of  $((\text{bit rate}) / 1667)$ .




Figure 10 — Transmitter device eye mask

Verifying compliance with the limits represented by the receive eye mask should be done with reverse channel traffic present in order that the effects of crosstalk are taken into account.

### 5.3.3.3 Receiver device eye mask ~~Receive eye mask at IR, CR, and XR~~

Figure 11 describes the ~~receive~~ eye mask ~~used for testing the signal delivered to the receiver device at IR and CR~~. The signal shall be measured using a jitter timing reference (e.g., a golden PLL) that approximates a single pole (i.e., 20 dB per decade) low-pass filter with corner frequency of  $((\text{bit rate}) / 1667)$ . This requirement accounts for the low frequency tracking properties and response time of the CDRs in receiver devices.




Figure 11 — ~~Eye mask at IR, CR, and XR~~ Receiver device eye mask

Verifying compliance with the limits represented by the receiver ~~device~~ eye mask should be done with reverse channel traffic present in order that the effects of crosstalk are taken into account.

### 5.3.3.4 Receiver device Jitter tolerance eye masks

Figure 12 describes the ~~receive tolerance eye masks at IR, CR, and XR and eye mask used to test the jitter tolerance of the receiver device at IR and CR.~~ Figure 12 shall be constructed using the X2 and Z2 values given in table 4. X1<sub>OP</sub> shall be half the value for total jitter in table 8 and X1<sub>TOL</sub> shall be half the value for total jitter in table 10, for applied sinusoidal jitter frequencies above ((bit rate) / 1 667).




Figure 12 — Deriving a receiver device jitter tolerance eye mask at IR, CR, or XR

The leading and trailing edge slopes of figure 11 shall be preserved. As a result the amplitude value of Z1 is less than that given in table 4 and Z1<sub>TOL</sub> and Z1<sub>OP</sub> shall be defined from those slopes by the following equation:

$$Z1_{TOL} = Z1_{OP} \times \frac{X2_{OP} - (0,5 \times \text{additional sinusoidal jitter}) - X1_{OP}}{X2_{OP} - X1_{OP}}$$

where:

- Z1<sub>TOL</sub> is the value for Z1 to be used for the receiver device jitter tolerance eye masks; and
- Z1<sub>OP</sub>, X1<sub>OP</sub>, and X2<sub>OP</sub> are the values in table 4 for Z1, X1, and X2.

The X1 points in the receiver device jitter tolerance eye masks are greater than the X1 points in the receiver device eye masks, due to the addition of sinusoidal jitter.

---



---

Editor's Note 3: Januar SAS physical WG voted to include precalculated Z1tol values somewhere.

---



---

Figure 13 defines the applied sinusoidal jitter mask.




Figure 13 — Applied sinusoidal jitter mask

#### 5.3.4 Transmitter device signal output characteristics as measured with the zero-length test load ~~Signal characteristics at IT, CT, and XT~~

~~This subclause defines the inter-operability requirements of the signal at the transmitter device end of a TxRx connection as measured into the zero-length test load specified in figure 15. All specifications are based on differential measurements.~~

Table 3 specifies the signal ~~characteristics at IT, CT, and XT~~ output characteristics for the transmitter device as measured with the zero-length test load (see figure 14) attached at IT and CT. All specifications are based on differential measurements.

**Table 3 — ~~Signal characteristics at IT, CT, XT~~ Transmitter device signal output characteristics as measured with the zero-length test load at IT and CT**

<b>Compliance-point</b>	<b>Signal characteristic at probe point <sup>a</sup></b>	<b>Units</b>	<b>1,5 Gbps</b>	<b>3,0 Gbps</b>
<b>IT, CT, XT</b>	Maximum skew <sup>b</sup>	ps	20	15
	Transmitter device Off Voltage <sup>c</sup>	mV(P-P)	< 50	
	Maximum rise/fall time <sup>d</sup>	ps	273	137
	Minimum rise/fall time <sup>d</sup>	ps	67	
	Maximum transmitter output imbalance <sup>e</sup>	%	10	
	OOB offset delta <sup>f</sup>	mV	± 25	
	OOB common mode delta <sup>g</sup>	mV	± 50	

<sup>a</sup> All tests in this table shall be performed with zero-length test load shown in figure 15.  
<sup>b</sup> The skew measurement shall be made at the midpoint of the transition with a repeating 0101b pattern on the physical link. The same stable trigger, coherent to the data stream, shall be used for both the Tx+ and Tx- signals. Skew is defined as the time difference between the means of the midpoint crossing times of the Tx+ signal and the Tx- signal.  
<sup>c</sup> The transmitter device off voltage is the maximum A.C. voltage measured at compliance points ~~IT, and CT, and XT~~ when the transmitter is unpowered or transmitting D.C. idle (e.g., during idle time of an OOB signal).  
<sup>d</sup> Rise/fall times are measured from 20 % to 80 % of the transition with a repeating 0101b pattern on the physical link.  
<sup>e</sup> The maximum difference between the V+ and V- A.C. RMS transmitter device amplitudes measured with CJTPAT (see 5.3.11) into the test load shown in figure 15, as a percentage of the average of the V+ and V- A.C. RMS amplitudes.  
<sup>f</sup> The maximum difference in the average differential voltage (D.C. offset) component between the burst times and the idle times of an OOB signal.  
<sup>g</sup> The maximum difference in the average of the common mode voltage between the burst times and the idle times of an OOB signal.

### 5.3.5 ~~Transmitter device signal output characteristics as measured with the TCTF test load~~ **Signal characteristics at IR, CR, and XR**

~~Table 4 defines the compliance point requirements of the signal at the receiver device end of a TxRx connection as measured into the test loads specified in figure 14 and figure 15.~~



Table 4 specifies the signal output characteristics for the transmitter device as measured with each test load (i.e., the zero-length test load (see figure 14) and the TCTF test load (see figure 15)) attached at IT and CT. All specifications are based on differential measurements.

**Table 4 — Transmitter device signal output characteristics as measured with each test load at IT and CT**

Signal characteristic at probe point	Units	IT		CT	
		1,5 Gbps	3,0 Gbps	1,5 Gbps	3,0 Gbps
<a href="#">Maximum jitter</a> (see figure 10 in <a href="#">5.3.3.2</a> ) <sup>b</sup>	N/A	See table 8 in <a href="#">5.3.6</a>			
<a href="#">Maximum peak to peak voltage</a> (i.e., 2 x Z2)	mV(P-P)	1 600		1 600	
<a href="#">Minimum eye opening</a> (i.e., 2 x Z1) <del>if a SATA device is not attached</del>	mV(P-P)	325	275	275	
<a href="#">Minimum eye opening</a> (i.e., 2 x Z1) <del>if a SATA device is attached</del>	mV(P-P)	<a href="#">225</a>	<a href="#">TBD</a>	<a href="#">N/A</a>	
<a href="#">Half of maximum jitter</a> (i.e., X1) <sup>a</sup>	UI	0,275			
<a href="#">Center of bit time</a> (i.e., X2)	UI	0,50			
<a href="#">Maximum Skew</a> <sup>d</sup>	ps	80	75	80	75
<a href="#">Maximum voltage</a> (non-operational)	mV(P-P)	2 000			
Minimum OOB <del>ALIGN</del> burst amplitude <sup>c</sup> <del>if attaching a SATA device is not supported</del>	mV(P-P)	<a href="#">240</a> <sup>g</sup>			
Minimum OOB <del>ALIGN</del> burst amplitude <sup>c</sup> <del>if attaching a SATA device is supported</del>	mV(P-P)	<a href="#">225</a> <sup>g</sup>	<a href="#">225</a> <sup>h</sup>	<a href="#">N/A</a>	
Maximum noise during OOB idle time <sup>c</sup>	mV(P-P)	120			
<a href="#">Maximum near-end crosstalk</a> <sup>f</sup>	mV(P-P)	100			

<sup>a</sup> The value for X1 shall be half the value given for total jitter in table 8. The test or analysis shall include the effects of a single pole high-pass frequency-weighting function that progressively attenuates jitter at 20 dB/decade below a frequency of ((bit rate) / 1 667).

<sup>b</sup> The value for X1 applies at a total jitter probability of 10<sup>-12</sup>. At this level of probability direct visual comparison between the mask and actual signals is not a valid method for determining compliance with the jitter output requirements.

<sup>c</sup> With a measurement bandwidth of 1,5 times the baud rate (i.e., 4,5 GHz for 3,0 Gbps).

<sup>d</sup> The skew measurement shall be made at the midpoint of the transition with a repeating 0101b pattern on the physical link. The same stable trigger, coherent to the data stream, shall be used for both the Rx+ and Rx- signals. Skew is defined as the time difference between the means of the midpoint crossing times of the Rx+ signal and the Rx- signal.

<sup>e</sup> ~~If being attached to SATA devices is supported at the IR location, requirements of SATA shall be met at IR.~~

<sup>f</sup> Near-end crosstalk is the unwanted signal amplitude at receiver terminals IR~~;~~ and CR~~;~~ and XR coupled from signals and noise sources other than the desired signal. Refer to SFF-8410.

<sup>g</sup> [The burst portion of the OOB signal is comprised of either 1,5 Gbps ALIGN \(0\) dwords or 3,0 Gbps ALIGN \(0\) dwords \(see 6.6\).](#)

<sup>h</sup> [The burst portion of the OOB signal is comprised of either 1,5 Gbps D24.3 characters, 1,5 Gbps ALIGN \(0\) dwords, or 3,0 Gbps ALIGN \(0\) dwords \(see SATA-2\).](#)

### 5.3.6 Transmitter device maximum jitter ~~Jitter~~

Table 5 defines the maximum ~~allowable~~ jitter the transmitter device shall deliver as measured with each test load at IT and CT.

**Table 5 — Transmitter device maximum jitter as measured with each test load at IT and CT**

Signal characteristic at probe point	IT		CT	
	1,5 Gbps <sup>a, b</sup>	3,0 Gbps <sup>a, b</sup>	1,5 Gbps <sup>a, b</sup>	3,0 Gbps <sup>a, b</sup>
<b>Deterministic jitter (DJ)</b> <sup>d</sup>	0,35			
<b>Total jitter (TJ)</b> <sup>c, d, e</sup>	0,55			
<sup>a</sup> Units are in UI. All DJ and TJ values are level 1 ( <a href="#">see MJSQ</a> ). <sup>b</sup> The values for jitter in this section are measured at the average signal amplitude point. <sup>c</sup> TJ is specified at a CDF level of $10^{-12}$ . <sup>d</sup> <del>The deterministic and total DJ and TJ</del> values in this table apply to jitter measured as described in 5.3.3.2. Values for DJ and TJ shall be calculated from the CDF for the jitter population using the calculation of level 1 jitter compliance levels method in MJSQ. <sup>e</sup> If TJ received at any point is less than the maximum allowed, then the jitter distribution of the signals is allowed to be asymmetric. The TJ plus the magnitude of the asymmetry shall not exceed the allowed maximum TJ. The numerical difference between the average of the peaks with a BER < $10^{-12}$ and the average of the individual events is the measure of the asymmetry. Jitter peak-to-peak measured < (maximum TJ -  Asymmetry ).				

### 5.3.7 Transmitter device signal output levels for OOB signals

---

Editor's Note 4: these paragraphs were moved from 5.3.4

---

~~Expander phys~~ Transmitter devices supporting being attached to SATA devices shall use SATA 1.0 signal levels (see ATA/ATAPI-7 V3) during the first OOB sequence after a power on or hard reset if the 1,5 Gbps transfer rate is supported. As soon as COMSAS has been exchanged, the ~~expander phy~~ transmitter device shall increase its transmit levels to the SAS voltage levels specified in table 4. If a COMINIT is not received within a hot-plug timeout at SATA 1.0 signal levels, the ~~expander phy~~ transmitter device shall increase its transmit levels to the SAS voltage levels and perform the OOB sequence again. If no COMINIT is received within a hot-plug timeout of the second OOB sequence the ~~expander phy~~ transmitter device shall initiate another OOB sequence using SATA 1.0 signal levels. The ~~expander phy~~ transmitter device shall continue alternating between sending COMINIT at SATA 1.0 signal levels and SAS signal levels until a COMINIT is received.

If the OOB sequence is completed at the SAS voltage level and a SATA device is detected rather than a SAS target device, the ~~expander phy~~ transmitter device shall switch to SATA 1.0 voltage levels and repeat the OOB sequence.

~~NOTE 2—SAS initiator phys supporting being attached to SATA devices may use the same algorithm as expander phys.~~

~~SAS initiator phys and SAS target phys~~ Transmitter devices that do not support being attached to SATA devices shall transmit OOB signals using SAS signal levels.

### 5.3.8 Receiver device signal tolerance characteristics

Table 6 specifies the requirements of the signal delivered by the system with the zero-length test load at IR and CR. These imply the signal tolerance characteristics of the receiver device.

**Table 6 — Signal tolerance characteristics as measured with the zero length test load at IR and CR**

Signal characteristic at probe point	Units	IR		CR	
		1,5 Gbps	3,0 Gbps	1,5 Gbps	3,0 Gbps
Jitter tolerance (see figure 12 in <a href="#">5.3.3.3</a> ) <sup>b</sup>	N/A	See table 10 in <a href="#">5.3.6</a>			
<a href="#">Maximum peak to peak voltage (i.e., 2 x Z2)</a>	mV(P-P)	1 600		1 600	
<a href="#">Minimum eye opening (i.e., 2 x Z1), if a SATA device is not attached</a>	mV(P-P)	325	275	275	
<a href="#">Minimum eye opening (i.e., 2 x Z1), if a SATA device is attached</a>	mV(P-P)	<a href="#">225</a>	<a href="#">TBD</a>	<a href="#">N/A</a>	
<a href="#">Half of maximum jitter (i.e., X1)</a> <sup>a</sup>	UI	0,275			
<a href="#">Center of bit time (i.e., X2)</a>	UI	0,50			
<a href="#">Maximum Skew</a> <sup>d</sup>	ps	80	75	80	75
<a href="#">Maximum voltage (non-operational)</a>	mV(P-P)	2 000			
Minimum OOB <del>ALIGN</del> burst amplitude <sup>c</sup> , <a href="#">if attaching a SATA device is not supported</a>	mV(P-P)	240 <sup>g</sup>			
Minimum OOB <del>ALIGN</del> burst amplitude <sup>c</sup> , <a href="#">if attaching a SATA device is supported</a>	mV(P-P)	<a href="#">225<sup>g</sup></a>	<a href="#">225<sup>h</sup></a>	<a href="#">N/A</a>	
Maximum noise during OOB idle time <sup>c</sup>	mV(P-P)	120			
<a href="#">Maximum near-end crosstalk</a> <sup>f</sup>	mV(P-P)	100			

<sup>a</sup> The value for X1 shall be half the value given for total jitter in table 8. The test or analysis shall include the effects of a single pole high-pass frequency-weighting function that progressively attenuates jitter at 20 dB/decade below a frequency of ((bit rate) / 1 667).

<sup>b</sup> The value for X1 applies at a total jitter probability of 10<sup>-12</sup>. At this level of probability direct visual comparison between the mask and actual signals is not a valid method for determining compliance with the jitter output requirements.

<sup>c</sup> With a measurement bandwidth of 1,5 times the baud rate (i.e., 4,5 GHz for 3,0 Gbps).

<sup>d</sup> The skew measurement shall be made at the midpoint of the transition with a repeating 0101b pattern on the physical link. The same stable trigger, coherent to the data stream, shall be used for both the Rx+ and Rx- signals. Skew is defined as the time difference between the means of the midpoint crossing times of the Rx+ signal and the Rx- signal.

<sup>e</sup> Near-end crosstalk is the unwanted signal amplitude at receiver terminals IR ~~and CR~~, and XR coupled from signals and noise sources other than the desired signal. Refer to SFF-8410.

<sup>f</sup> [The burst portion of the OOB signal is comprised of either 1.5 Gbps ALIGN \(0\) dwords or 3.0 Gbps ALIGN \(0\) dwords \(see 6.6\).](#)

<sup>g</sup> [The burst portion of the OOB signal is comprised of either 1.5 Gbps D24.3 characters, 1.5 Gbps ALIGN \(0\) dwords, or 3.0 Gbps ALIGN \(0\) dwords \(see SATA-2\).](#)

### 5.3.9 Maximum delivered jitter ~~Jitter~~

Table 7 defines the maximum ~~allowable~~ jitter the system shall deliver to the receiver device at IR, and CR, and XR.

Table 7 — Maximum ~~allowable~~delivered jitter at IR and CR

Signal characteristic at probe point	IR		CR	
	1,5 Gbps <sup>a, b</sup>	3,0 Gbps <sup>a, b</sup>	1,5 Gbps <sup>a, b</sup>	3,0 Gbps <sup>a, b</sup>
Deterministic jitter (DJ) <sup>d</sup>	0,35			
Total jitter (TJ) <sup>c, d, e</sup>	0,55			

<sup>a</sup> Units are in UI. All DJ and TJ values are level 1 ([see MJSQ](#)).

<sup>b</sup> The values for jitter in this section are measured at the average signal amplitude point.

<sup>c</sup> TJ is specified at a CDF level of  $10^{-12}$ .

<sup>d</sup> The ~~deterministic and total DJ and TJ~~ values in this table apply to jitter measured as described in 5.3.3.2. Values for DJ and TJ shall be calculated from the CDF for the jitter population using the calculation of level 1 jitter compliance levels method in MJSQ.

<sup>e</sup> If TJ received at any point is less than the maximum allowed, then the jitter distribution of the signals is allowed to be asymmetric. The TJ plus the magnitude of the asymmetry shall not exceed the allowed maximum TJ. The numerical difference between the average of the peaks with a BER <  $10^{-12}$  and the average of the individual events is the measure of the asymmetry. Jitter peak-to-peak measured < (maximum TJ - |Asymmetry|).

### 5.3.10 Receiver device jitter tolerance

Table 10 defines the amount of jitter the receiver device shall tolerate at IR, ~~and CR, and XR.~~ Receiver device jitter testing shall be performed with the maximum (i.e., slowest) rise/fall times, minimum signal amplitude, and

[maximum total jitter, and should be performed with normal activity in the receiver device \(e.g., with other transmitter circuits and receiver circuits on the same board as the receiver device performing normal activity\).](#)

**Table 8 — Receiver device jitter tolerance**

Signal characteristic at probe point	IR		CR	
	1,5 Gbps <sup>a</sup>	3,0 Gbps <sup>a</sup>	1,5 Gbps <sup>a</sup>	3,0 Gbps <sup>a</sup>
Applied sinusoidal jitter (SJ) <sup>b</sup>	0,10 <sup>c</sup>		0,10 <sup>d</sup>	
Deterministic jitter (DJ) <sup>e, h</sup>	0,35 <sup>f</sup>		0,35 <sup>g</sup>	
Total jitter (TJ) <sup>h</sup>	0,65			

<sup>a</sup> Units are in UI. All DJ and TJ values are level 1 ([see MJSQ](#)).

<sup>b</sup> The jitter values given are normative for a combination of applied SJ, DJ, and TJ that receiver devices shall be able to tolerate without exceeding a BER of  $10^{-12}$ . Receiver devices shall tolerate applied SJ of progressively greater amplitude at lower frequencies, according to the mask in figure 13 with the same DJ and RJ levels as were used in the high frequency sweep.

<sup>c</sup> Applied sinusoidal swept frequency: 900 kHz to ~~>5 MHz~~ [the minimum of 5 MHz and  \$\(3 \times 2^{\(\text{generation} - 1\)} \text{ MHz}\)\$](#)  (e.g., 5 MHz for 1,5 Gbps and 7,5 MHz for 3 Gbps).

<sup>d</sup> Applied sinusoidal swept frequency: 1 800 kHz to ~~>5 MHz~~ [the minimum of 5 MHz and  \$\(3 \times 2^{\(\text{generation} - 1\)} \text{ MHz}\)\$](#)  (e.g., 5 MHz for 1,5 Gbps and 7,5 MHz for 3 Gbps).

<sup>e</sup> No value is given for ~~random jitter~~RJ. For compliance with this standard, the actual ~~random jitter~~RJ amplitude shall be the value that brings ~~total jitter~~TJ to the stated value at a probability of  $10^{-12}$ . The additional 0,1 UI of applied SJ is added to ensure the receiver device has sufficient operating margin in the presence of external interference.

<sup>f</sup> The measurement bandwidth shall be 900 kHz to 750 MHz.

<sup>g</sup> The measurement bandwidth shall be 1 800 kHz to 1 500 MHz.

<sup>h</sup> The DJ and TJ values in this table apply to jitter measured as described in 5.3.3.2. Values for DJ and TJ shall be calculated from the CDF for the jitter population using the calculation of level 1 jitter compliance levels method in MJSQ.

### 5.3.11 Jitter test pattern

The CJTPAT shall be used for all jitter testing unless otherwise specified. Annex A defines the required pattern on the physical link and provides information regarding special considerations for scrambling and running disparity.

### 5.3.12 Impedance and media specifications

Table 9 defines impedance and media requirements for internal cables, internal backplanes, and external cables.

**Table 9 — Impedance and media requirements for internal cables, internal backplanes, and external cables (part 1 of 2)**

Requirement	Units	1,5 Gbps	3,0 Gbps
<a href="#">Maximum</a> Time domain reflectometer rise time 20 % to 80 % <sup>a, b</sup>	ps	100	50
<b>Media (Backplane or cable)</b>			
Differential impedance <sup>b, c, d</sup>	ohm	100 ± 10	
<a href="#">Maximum</a> Differential impedance imbalance <sup>b, c, d, g</sup>	ohm	5	
Common mode impedance <sup>b, c, d</sup>	ohm	32,5 ± 7,5	
<b>Mated connectors</b>			
Differential impedance <sup>b, c, d</sup>	ohm	100 ± 15	

**Table 9 — Impedance and media requirements for internal cables, internal backplanes, and external cables (part 2 of 2)**

Requirement	Units	1,5 Gbps	3,0 Gbps
Differential impedance imbalance <sup>b, c, d, g</sup>	ohm	5	
<del>Common mode impedance</del> <sup>b, c, d</sup>	<del>ohm</del>	<del>32,5 ± 7,5</del>	
<b>Receiver device termination</b>			
Differential impedance <sup>b, e, f</sup>	ohm	100 ± 15	
<u>Maximum</u> Differential impedance imbalance <sup>b, e, f, g</sup>	ohm	5	
Receiver termination time constant <sup>b, e, f</sup>	ps	150 max	100 max
Common mode impedance <sup>b, e</sup>	ohm	20 min/40 max	
<b>Transmitter device source termination</b>			
Differential impedance <sup>b</sup>	ohm	60 min/115 max	
<u>Maximum</u> Differential impedance imbalance <sup>b, g</sup>	ohm	5	
Common mode impedance <sup>b</sup>	ohm	15 min/40 max	
<p><sup>a</sup> All times indicated for time domain reflectometer measurements are recorded times. Recorded times are twice the transit time of the time domain reflectometer signal.</p> <p><sup>b</sup> All measurements are made through mated connector pairs.</p> <p><sup>c</sup> The media impedance measurement identifies the impedance mismatches present in the media when terminated in its characteristic impedance. This measurement excludes mated connectors at both ends of the media, when present, but includes any intermediate connectors or splices. The mated connectors measurement applies only to the mated connector pair at each end, as applicable.</p> <p><sup>d</sup> Where the media has an electrical length of &gt; 4 ns the procedure detailed in SFF-8410, or an equivalent procedure, shall be used to determine the impedance.</p> <p><sup>e</sup> The receiver device termination impedance specification applies to all receiver devices in a TxRx connection and covers all time points between the connector nearest the receiver device, the receiver device, and the transmission line terminator. This measurement shall be made from that connector.</p> <p><sup>f</sup> At the time point corresponding to the connection of the receiver device to the transmission line the input capacitance of the receiver device and its connection to the transmission line may cause the measured impedance to fall below the minimum impedances specified in this table. The area of the impedance dip (amplitude as <math>\rho</math>, the reflection coefficient, and duration in time) caused by this capacitance is the receiver termination time constant. The receiver termination time constant shall not be greater than the values shown in this table. An approximate value for the receiver termination time constant is given by the product of the amplitude of the dip (as <math>\rho</math>) and its width (in ps) measured at the half amplitude point. The amplitude is defined as being the difference in the reflection coefficient between the reflection coefficient at the nominal impedance and the reflection coefficient at the minimum impedance point. The value of the receiver device excess input capacitance is given by the following equation:</p> $C = \frac{\text{receiver termination time constant}}{(R0 \parallel RR)}$ <p>where (R0    RR) is the parallel combination of the transmission line characteristic impedance and termination resistance at the receiver device.</p> <p><sup>g</sup> The difference in measured impedance to ground on the plus and minus terminals on the interconnect, transmitter device, or receiver device, with a differential test signal applied to those terminals.</p>			

Table 10 defines impedance and media requirements for internal wide cables.

**Table 10 — Impedance and media requirements for internal wide cable**

Requirement	Units	1,5 Gbps	3,0 Gbps
Maximum time domain reflectometer rise time 20 % to 80 % a, b	ps	70	
<b>Media (cable)</b>			
Differential impedance <sup>b, c, d</sup>	ohm	100 ± 10	
<u>Maximum</u> Differential impedance imbalance <sup>b, c, d, e</sup>	ohm	5	
Common mode impedance <sup>b, c, d</sup>	ohm	32,5 ± 7,5	
<b>Mated connectors</b>			
Differential impedance <sup>b, c, d</sup>	ohm	100 ± 15	
<u>Maximum differential impedance imbalance</u> <sup>b, c, d, g</sup>	<u>ohm</u>	<u>5</u>	
<b>Mated connector assembly</b>			
Maximum insertion loss <sup>b, c, d</sup>	dB	6	
Maximum near-end crosstalk on the following (adjacent) signal pairs: RX0/TX0, TX0/RX1, RX1/TX1, RX2/TX2, TX2/RX3, and RX3/TX3 <sup>b, f, g</sup>	dB	-33	
Maximum near-end crosstalk on the following signal pairs: RX0/RX1, RX0/TX1, TX0/TX1, RX2/RX3, RX2/TX3, and TX2/TX3 <sup>b, f, g</sup>	dB	-45	
Maximum near-end crosstalk on all other signal pairs <sup>b, f, g</sup>	dB	-50	
Maximum intra-pair skew <sup>b</sup>	ps	10	
<p><sup>a</sup> Filtering may be used to obtain the equivalent rise time. The filter consists of the two-way launch/return path of the test fixturing, the two-way launch/return path of the test cable, and the software or hardware filtering of the time domain reflectometer scope. The equivalent rise time is the rise time of the time domain reflectometer scope output after application of all filter components. When configuring software or hardware filters of the time domain reflectometer scope to obtain the equivalent rise time, filtering effects of test cables and test fixturing shall be included.</p> <p><sup>b</sup> All measurements are made through mated connector pairs.</p> <p><sup>c</sup> The media impedance measurement identifies the impedance mismatches present in the media when terminated in its characteristic impedance. This measurement excludes mated connectors at both ends of the media, when present, but includes any intermediate connectors or splices. The mated connectors measurement applies only to the mated connector pair at each end, as applicable.</p> <p><sup>d</sup> Where the media has an electrical length of &gt; 4 ns the procedure detailed in SFF-8410, or an equivalent procedure, shall be used to determine the impedance.</p> <p><sup>e</sup> The difference in measured impedance to ground on the plus and minus terminals on the interconnect, transmitter device, or receiver device, with a differential test signal applied to those terminals.</p> <p><sup>f</sup> The range for this frequency domain measurement is 10 MHz to 4 500 MHz.</p> <p><sup>g</sup> The far end of the mated cable assembly shall be terminated in its characteristic impedance. Insertion loss variations (i.e., cable length) may change the measurement result.</p>			

### 5.3.13 Electrical TxRx connections

TxRx connections may be divided into TxRx connection segments. In a single TxRx connection individual TxRx connection segments may be formed from differing media and materials, including traces on printed wiring boards and optical fibers. This subclause applies only to TxRx connection segments that are formed from electrically conductive media.

Each electrical TxRx connection segment shall comply with the impedance requirements of table 9 for the media from which they are formed. An equalizer network, if present, shall be part of the TxRx connection.



TxRx connections that are composed entirely of electrically conducting media shall be applied only to homogenous ground applications (e.g., between devices within an enclosure or rack, or between enclosures interconnected by a common ground return or ground plane).

#### 5.3.14 Transmitter ~~Device-device~~ characteristics

~~For all inter-enclosure TxRx connections, the transmitter device~~ Transmitter devices using inter-enclosure TxRx connections (i.e., attached to CT compliance points) shall be A.C. coupled to the interconnect through a transmission network.

~~For intra-enclosure TxRx connections the expander transmitter device~~ Transmitter devices using intra-enclosure TxRx connections (i.e., attached to IT compliance points) that support being attached to SATA devices shall be A.C. coupled to the interconnect through a transmission network. ~~Other transmitter devices~~ Transmitter devices using intra-enclosure TxRx connections (i.e., attached to IT compliance points) that do not support being attached to SATA devices may be A.C. or D.C. coupled.

---

Editor's Note 5: 04-337 makes significant changes to the rest of the Transmitter device characteristics section

---

A combination of a zero-length test load and the transmitter compliance transfer function (TCTF) test load methodology is used for the specification of the inter-enclosure and intra-enclosure transmitter device characteristics. This methodology specifies the transmitter device signal at the test points on the required test loads. The transmitter device shall use the same settings (e.g., pre-emphasis, voltage swing) with both the zero-length test load and the TCTF test load. The signal specifications at IR, and CR, ~~and XR~~ shall be met under each of these loading conditions.

The TCTF is the mathematical statement of the limiting transfer function through which the transmitter device shall be capable of producing acceptable signals as defined by ~~a receive-an eye~~ mask.

The transmission magnitude response of the TCTF for IT ~~and XT~~ is given by the following equation for 3,0 Gbps:

$$|S_{21}| = -20 \times \log_{10}(e) \times ((6,5 \times 10^{-6} \times f^{0,5}) + (2,0 \times 10^{-10} \times f) + (3,3 \times 10^{-20} \times f^2)) \text{ dB}$$

for 50 MHz < f < 3,0 GHz, and:

$$|S_{21}| = -10,884 \text{ dB}$$

for 3,0 GHz < f < 5,0 GHz,

where:

f is the signal frequency in hertz.

The transmission magnitude response of the TCTF for CT is given by the following equation for 3,0 Gbps:

$$|S_{21}| = -20 \times \log_{10}(e) \times ((1,7 \times 10^{-5} \times f^{0,5}) + (1,0 \times 10^{-10} \times f)) \text{ dB}$$

for 50 MHz < f < 3,0 GHz, and:

$$|S_{21}| = -10,694 \text{ dB}$$

for 3,0 GHz < f < 5,0 GHz,

where:

f is the signal frequency in hertz.

The transmission magnitude response of the TCTF for IT ~~and XT~~ is given by the following equation for 1,5 Gbps:

$$|S_{21}| = -20 \times \log_{10}(e) \times ((6,5 \times 10^{-6} \times f^{0,5}) + (2,0 \times 10^{-10} \times f) + (3,3 \times 10^{-20} \times f^2)) \text{ dB}$$

for 50 MHz < f < 1,5 GHz, and:



$$|S_{21}| = -5,437 \text{ dB}$$

for  $1,5 \text{ GHz} < f < 5,0 \text{ GHz}$ ,

where:

f is the signal frequency in hertz.

The transmission magnitude response of the TCTF for CT is given by the following equation for 1,5 Gbps:

$$|S_{21}| = -20 \times \log_{10}(e) \times ((1,7 \times 10^{-5} \times f^{0,5}) + (1,0 \times 10^{-10} \times f)) \text{ dB}$$

for  $50 \text{ MHz} < f < 1,5 \text{ GHz}$ , and:

$$|S_{21}| = -7,022 \text{ dB}$$

for  $1,5 \text{ GHz} < f < 5,0 \text{ GHz}$ ,

where:

f is the signal frequency in hertz.


The TCTF is used to specify the requirements on transmitter devices that may or may not incorporate pre-emphasis or other forms of compensation. A compliance interconnect is any physical interconnect with loss equal to or greater than that of the TCTF at the above frequencies that also meets the ISI loss requirements shown in figure 16 and figure 17.

Compliance with the TCTF test load requirement shall be determined by measuring the signal produced by the transmitter device through a physical compliance interconnect attached to the transmitter device.

Compliance with the zero-length test load requirement shall be determined by measurement made across a load equivalent to the zero-length load shown in figure 15.


For both test load cases, the transmitter device shall deliver the output voltages and timing listed in table 4 at the designated compliance points. The default mask shall be CR for inter-cabinet TxRx connections and IR for intra-cabinet TxRx connections. The eye masks are shown in 5.3.3.

Figure 14 shows the compliance interconnect test load.




**Figure 14 — Compliance interconnect test load**

Figure 15 shows the zero-length test load.



**Figure 15 — Zero-length test load**

Figure 16 shows an ISI loss example at 3,0 Gbps.



**Figure 16 — ISI loss example at 3,0 Gbps**

Figure 17 shows an ISI loss example at 1,5 Gbps.




Figure 17 — ISI loss example at 1,5 Gbps

### 5.3.15 Receiver device characteristics

~~The receiver device~~ Receiver devices shall be A.C. coupled to the interconnect through a receive network. The receive network shall terminate the TxRx connection by a 100 ohm equivalent impedance as specified in table 9.

The receiver device shall operate within a BER of  $10^{-12}$  when a SAS signal with valid voltage and timing characteristics is delivered to the compliance point from a nominal 100 ohm source. The received SAS signal shall be considered valid if it meets the voltage and timing limits specified in table 6.

Additionally the receiver device shall also operate within the BER objective when the signal at a receiving phy has the additional sinusoidal jitter present that is specified in table 10 and the common mode signal  $V_{CM}$  over frequency range  $F_{CM}$  as specified in table 2. The jitter tolerance figure is given in figure 12 for all Rx compliance points in a TxRx connection. The figure given assumes that any external interference occurs prior to the point at which the test is applied. When testing the jitter tolerance capability of a receiver device, the additional 0,1 UI of sinusoidal jitter may be reduced by an amount proportional to the actual externally induced interference between the application point of the test and the input to the receiving phy. The additional jitter reduces the eye opening in both voltage and time.

### 5.3.16 Spread spectrum clocking

~~Phys~~ Transmitter devices shall not transmit with spread spectrum clocking.

Receiver devices ~~Expander phys~~ that support being attached to SATA devices shall support receiving with spread spectrum clocking (see ATA/ATAPI-7 V3). Receiver devices that do not support being attached to SATA devices need not support receiving with spread spectrum clocking. ~~The An~~ expander device shall retime data received from a SATA device with an internal clock before forwarding to the rest of the SAS domain.

~~NOTE 3—If SAS initiator devices support being attached to SATA devices, they should follow the same rules as expander phys.~~

### 5.3.17 Non-tracking clock architecture

~~Phys~~ Transceivers shall be designed with a non-tracking clock architecture; (i.e. the receive clock derived from the ~~received~~ bit stream received by the receiver device shall not be used as the transmit clock by the transmitter device).

~~Expander phys-Receiver devices~~ that support being attached to SATA devices shall tolerate clock tracking by the SATA device. ~~Receiver devices that do not support being attached to SATA devices need not tolerate clock tracking by the SATA device.~~

~~NOTE 4—If SAS initiator devices support being attached to SATA devices, they should follow the same rules as expander phys.~~

## 5.4 READY LED signal electrical characteristics

A SAS target device uses the READY LED signal to activate an externally visible LED that indicates the state of readiness and activity of the SAS target device.

All SAS target devices using the SAS plug connector (see 5.2.3.2) shall support the READY LED signal.

The READY LED signal is designed to pull down the cathode of an LED using an open collector or open drain transmitter circuit. The LED and the current limiting circuitry shall be external to the SAS target device.

Table 11 describes the output characteristics of the READY LED signal.

**Table 11 — Output characteristics of the READY LED signal**

State	Test condition	Requirement
Negated (LED off)	$0\text{ V} \leq V_{\text{OH}} \leq 3,6\text{ V}$	$-100\text{ }\mu\text{A} < I_{\text{OH}} < 100\text{ }\mu\text{A}$
Asserted (LED on)	$I_{\text{OL}} = 15\text{ mA}$	$0 \leq V_{\text{OL}} \leq 0,225\text{ V}$

The READY LED signal behavior is defined in 10.4.1.

## 6 Phy layer

### 6.6 Out of band (OOB) signals

Out of band (OOB) signals are low-speed signal patterns detected by the phy that do not appear in normal data streams. They consist of defined amounts of idle time followed by defined amounts of burst time. During the idle time, ~~the physical link carries D.C. idle (see 3.1.30) is transmitted.~~ During the burst time, ~~ALIGN (0) primitives are transmitted repeatedly~~ the physical link carries signal transitions. ~~The transmitter output levels during burst time and idle time are described in 5.3.4.~~ The signals are differentiated by the length of idle time between the burst times.

SATA defines two OOB signals: COMINIT/COMRESET and COMWAKE. COMINIT and COMRESET are used in this standard interchangeably. Phys compliant with this standard identify themselves with an additional SAS-specific OOB signal called COMSAS.

To transmit an OOB signal, a transmitter shall repeat these steps six times:

- 1) transmit D.C. idle for an idle time; and
- 2) transmit an ~~ALIGN~~ OOB burst consisting of ALIGN (0) primitives for a burst time.

It shall then transmit D.C. idle for an OOB signal negation time. The transmitter output levels during burst time and idle time are described in 5.3.4.

The ALIGNs used in OOB signals should be at generation 1 (G1) physical link rates (i.e., 1,5 Gbps). The ALIGNs are only required to generate an envelope for the detection circuitry, as required for any signaling that may be A.C. coupled. If G2 ALIGNs are used, the number of ALIGNs doubles compared with G1 ALIGNs.

A SAS transmitter should transmit ALIGNs at the G1 physical link rate to create the burst portion of the OOB signal, but may transmit ALIGNs at its lowest supported physical link rate if it is not able to transmit at the G1 physical link rate and shall not transmit them at a physical link rate faster than its lowest supported physical link rate.

...

Figure 74: 3 times - change ALIGN burst to OOB burst

[Figure 75: 2 times - change ALIGN burst to OOB burst](#)

...

A receiver shall detect an OOB signal after receiving four consecutive idle time/burst time pairs (see figure 75). It is not an error to receive more than four idle time/burst time pairs. A receiver shall not detect the same OOB signal again until it has detected the corresponding negation time (i.e., a COMINIT negation time for a COMINIT) or has detected a different OOB signal (e.g., if a COMINIT was previously detected, then four sets of COMWAKE idle times followed by burst times are detected, a COMWAKE is detected; another COMINIT may follow).

A SAS receiver shall detect OOB signals comprised of ALIGN [\(0\) primitives](#) transmitted at any rate up to its highest supported physical link rate. This includes physical link rates below its lowest supported physical link rate (e.g., a SAS receiver supporting only 3,0 Gbps detects 1,5 Gbps based ALIGNs, providing interoperability with a SAS transmitter supporting both 1,5 Gbps and 3,0 Gbps). [A SAS receiver that supports SATA devices shall also detect OOB signals comprised of D24.3 characters transmitted at 1, 5 Gbps.](#)

...

The SATA port selection signal shall be composed of 5 COMINIT signals, each starting a specified time interval, T1 or T2, as shown in figure 76, after the start of the [ALIGN OOB](#) burst portion of the previous COMINIT signal. The values of T1 and T2 shall be as shown in table 47.