Concerns with Mathematical Modeling of CIC

Mike Jenkins LSI Logic



CIC Output Jitter vs. Loss Characteristic & Input T_{rise}



Real vs Mathematical Model Group Delay

Simulation Model Group Delay







Conclusions

- Output jitter of mathematical CIC significantly less than hardware CIC
 - First observed by Eric Kvamme, Maxtor
 - No known explanation for this phenomenon
- Math & hardware CICs have similar attenuation, phase & group delay curves
- Output jitter strong function of input rise time and actual loss-vs-freq curve
- Propose that math CIC option be removed from SAS PHY spec