SAS compliant jitter test pattern

Date:	October 14, 2002
To:	T10 Technical Committee
From:	Alvin Cox (alvin.cox@seagate.com), Bernhard Laschinsky (blaschinsky@agere.com)
Subject:	SAS compliant jitter test pattern

A jitter test pattern needs to be defined for SAS that takes into consideration running disparity and data scrambling to achieve the proper "on-the-wire" data sequence within a compliant protocol frame. The following proposed addition to the SAS specification defines the test pattern CJTPAT and includes an informative annex that gives guidance on how to achieve the desired "on-the-wire" pattern.

5.7.xx Jitter characteristics test pattern

The jitter test pattern, CJTPAT, shall be used for all jitter testing unless otherwise specified. CJTPAT consists of a long run of low-density pattern, followed by a long run of high transition density pattern, followed by another short run of low-density pattern. It is the transitions between the pattern segments that stress the receiver because it exposes the clock and data recovery circuitry to large phase shifts. The test pattern was designed to contain the phase shift in both polarities, from 0 to 1 and from 1 to 0. Due to scrambling and running disparity, special considerations must be made to achieve the correct data pattern "on-the-wire". Refer to Annex xx for additional information regarding these considerations.

Annex xx

(Informative)

xx.1 Scrambling and disparity considerations for achieving a proper on-the-wire CJTPAT

The basic Jitter Tolerance Test Pattern is listed in Table 1 which shows both the 10b test pattern and, in Dxx.y and hexadecimal notation, the corresponding 8b pattern that should be input into the 8b / 10b encoder in the transmitter to result in the desired 10b pattern "on the wire".

The pattern consists of a long run of low-density pattern, followed by a long run of high transition density pattern, followed by another short run of low-density pattern. It is the transitions between the pattern segments that stress the receiver because it exposes the clock and data recovery circuitry to large phase shifts. The test pattern was designed to contain the phase shift in both polarities, from 0 to 1 and from 1 to 0. The critical pattern sections with the phase shifts are highlighted in the table.

+	D30.3(7Eh) D30.3(7Eh)			0.3(7Eh) D30.3(7Eh) D30.3(7Eh)			Eh)	+					
	1000	0111	00	01	1110	0011	1000	0111	00	01	1110	0011	
	Above 4 byte (Dword) low density pattern is repeated 41 times												
+	D3	80.3(7Eh)			D30.3(7	Eh)	D3	0.3(7Eh)			D20.3(7	4h)	-
	1000	0111	00	01	1110	0011	1000	0111	00	00	10 11	1100	
	Phase shift 11100001011												
-	D3	80.3(7Eh)			D11.5(A	Bh)	D2	1.5(B5h)			D21.5(B	5h)	+
	0111	1000	11	11	01 00	1010	1010	1010	10	10	1010	1010	
					Р	hase shift (0001111010	00					1
+	D2	21.5(B5h)			D21.5(B	5h)	D2	1.5(B5h)			D21.5(B	5h)	+
	1010	1010	10	10	1010	1010	1010	1010	10	10	1010	1010	
	Above 4 byte (Dword) high density pattern is repeated 12 times												
+	D2	21.5(B5h)			D30.2(5	Eh)	D1	0.2(4Ah)			D30.3(7	Eh)	+
	1010	1010	1 0	10	0001	0101	0101	0101	01	01	1110	0011	
					Phase	shift 01010	000 and 10	101111					
													I

Table 1 - Jitter Tolerance Test Pattern for RD+

Table 1 assumes a positive running disparity (RD+) at the beginning of the 8b pattern. If the 8b pattern shown in Table 1 is encoded with negative starting running disparity (RD-), the resulting 10b pattern will be different and does not provide the critical phase shifts. To achieve the same phase shift effects with RD-, a different 8b pattern is required, which is shown in TABLE 2 with the 10b pattern resulting from encoding with RD-. Note that the 8B pattern in TABLE 2 will not give a proper 10b pattern if it is encoded with RD+.

-	D30.3(7Eh)			D30.3(7	Eh)	D3	0.3(7Eh)			D30.3(7	Eh)	- [
	0111	1000	11	10	0001	1100	0111	1000	11	10	0001	1100	
	Above 4 byte (dword) low density pattern is repeated 41 times										1		
-	D3	80.3(7Eh)			D30.3(7	Eh)	D3	0.3(7Eh)			D11.3(6	Bh)	+
	0111	1000	11	10	0001	1100	0111	1000	11	11	01 00	0011	
	Phase shift 00011110100												
+	D3	80.3(7Eh)			D20.2(5	4h)	D1	0.2(4Ah)			D10.2(4	Ah)] -
	1000	0111	00	00	10 11	0101	0101	0101	01	01	0101	0101	
					PI	hase shift	111000010	11					1
-	D1	0.2(4Ah)			D10.2(4	Ah)	D1	0.2(4Ah)			D10.2.(4	Ah)	-
	0101	0101	01	01	0101	0101	0101	0101	01	01	0101	0101	
	Above 4 byte (dword) high density pattern is repeated 12 times												
-	D10.2(4Ah) D30.			D30.5(B	Eh)	D2	1.5(B5h)			D30.3(7	Eh)	-	
	0101	0101	01	01	1110	1010	1010	1010	1 0	10	0001	1100	
					Phase	shift 10101	111 and 01	010000					

TABLE 2 - JITTER TOLERANCE TEST PATTERN FOR RD-

To use the Jitter Tolerance Test Pattern as the payload in a protocol frame, the 8b patterns for both RD+ and RD- should be included, an example of which is shown in Table 3. The 10b pattern resulting from encoding the 8b pattern in Table 3 will contain the desired bit sequences for the phase shifts in both RD.

Table 3 - Jitter	Tolerance	Pattern	for	RD+	and	RD-
	101010100	1 4110111			ana	

D30.3(7Eh)	D30.3(7Eh)	030.3(7Eh)	D30.3(7Eh)
	Above dword is re	epeated 41 times	
D30.3(7Eh)	D30.3(7Eh)	030.3(7Eh)	D20.3(74h)
D30.3(7Eh)	D11.5(ABh)	021.5(B5h)	D21.5(B5h)
D21.5(B5h)	D21.5(B5h)	021.5(B5h)	D21.5(B5h)
	Above dword is re	epeated 12 times	·
D21.5(B5h)	D30.2(5Eh)	010.2(4Ah)	D30.3(7Eh)
D30.3(7Eh)	D30.3(7Eh)	030.3(7Eh)	D30.3(7Eh)
	Above dword is re	epeated 41 times	·
D30.3(7Eh)	D30.3(7Eh)	030.3(7Eh)	D11.3(6Bh)
D30.3(7Eh)	D20.2(54h)	010.2(4Ah)	D10.2(4Ah)
D10.2(4Ah)	D10.2(4Ah)	010.2(4Ah)	D10.2.(4Ah)
	Above dword is re	epeated 12 times	·
D10.2(4Ah)	D30.5(BEh)	021.5(B5h)	D30.3(7Eh)

Before the pattern described in Table 3 can be encapsulated in a protocol frame, the effect of the scrambling of data in the transmitter before the 8b / 10b encoding should be compensated for. This is

done by scrambling the desired 8b pattern prior to submitting it to the transmitter scrambler. The scrambling in the transmitter scrambler will reverse the prior scrambling of the 8b pattern and the desired pattern will be presented to the 8b / 10b encoder.

The 8b data are scrambled by XOR-ing the pattern with the output of the scrambler Dword by Dword, taking into account the position of the 8b pattern within the protocol frame. Table 4 shows this principle for the pattern from Table 3 embedded in a SSP protocol frame with 24-byte address following the SOF primitive.

The columns titled "8b Data" lists the desired 8b pattern data that is to be 8b / 10b encoded.

The column titled "Scrambler Output" lists the output, in Dword format, of the transmit scrambler.

The column titled "Scrambled 8b Data" shows the result of XORing the 8b data with the scrambler output.

Note that the scrambler gets initialized (seeded) at the beginning of each frame (SOF) and the scrambler output is independent of the scrambled data.

Frame Element	8B Data	Scrambler Output	Scrambled 8B Data
		(SCR)	= 8B ⊕ SCR
SOF		n/a	n/a
Address	XXXXXXX	C2D2768D	XXXXXXX
	XXXXXXX	1F26B368	XXXXXXX
	XXXXXXXX	A508436C	XXXXXXX
	XXXXXXX	3452D354	XXXXXXXX
	XXXXXXX	8A559502	XXXXXXXX
	XXXXXXX	BB1ABE1B	XXXXXXXX
Pattern data	7E7E7E7E	FA56B73D	8428C943
	7E7E7E7E	53F60B1B	2D887565
	7E7E7E7E	F0809C41	8EFEE23F
	7E7E7E7E	747FC34A	0A01BD34
	7E7E7E7E	BE865291	COF82CEF
	7E7E7E7E	7A6FA7B6	0411D9C8
	7E7E7E7E	3163E6D6	4F1D98A8
	7E7E7E7E	F036FE0C	8E488072
	7E7E7E7E	1EF3EA29	608D9457
	7E7E7E7E	EB342694	954A58EA
	7E7E7E7E	53853B17	2DFB4569
	7E7E7E7E	E94ADC4D	9734A233
	7E7E7E7E	5D200E88	235E70F6
	7E7E7E7E	6901EDD0	177F93AE
	7E7E7E7E	FA9E38DE	84E046A0
	7E7E7E7E	68DB4B07	16A53579
	7E7E7E7E	450A437B	3B743D05
	7E7E7E7E	960DD708	E873A976
	7E7E7E7E	3F35E698	414B98E6
	7E7E7E7E	FE7698A5	8008E6DB
	7E7E7E7E	C80EF715	B670896B
	7E7E7E7E	666090AF	181EEED1
	7E7E7E7E	FAF0D5CB	848EABB5
	7E7E7E7E	2B82009F	55FC7EE1
	7E7E7E7E	0E317491	704F0AEF
	7E7E7E7E	76F46A1E	088A1460
	7E7E7E7E	F46D6948	8A131736
	7E7E7E7E	7BCD8A93	05B3F4ED
	7E7E7E7E	1513AD7E	6B6DD300

Table 4 - Modified CJTPAT scrambled in SSP protocol frame

78787878	1E72FEE	60008090
	2014223B	DE64D445
	23204F7	50042299
	BODC9E67	CEN2E019
	FOA573FB	9FDB0D85
	06C2944F	7884FA31
	63F29212	1D9CEC6C
	4578626D	3P061C13
	53260003	2D5872TD
	22500093	2D3072ED
		5510D/1D
	62671E1E	10146161
	25DEXQED	1D140101 / DCDD700
		24001549
	71 A E E 1 9 6	C/175/22
	71AFE190	
	02D10060	
	02D10900	37643CDD
BOBOBOBO	234CB4FF	96F9014A
BEDEDEDE BORORDEDE		JOF DABCA
B2B2B2B2		
B2B2B2B2	AUCSEACD	
85858585	6ZUIACC3	D/B419/6
B5B5B5B5	F60939CE	43BC8C7B
85858585	395F767D	8CEAC3C8
<u>B5B5B5B5</u>	2FA55841	9A10EDF4
B55E4A7E	836D4A/A	36330004
	388D58/A	46F32604
	773DFF5C	09438122 4255552005
	3C239CB3	425DE2CD
	564D91A0	2833EFDE
	43ED0BE1	3D93759F
	987429A7	E60A57D9
	ESZDDBAZ	9B53A5DC
	E / 8DC 8 / F	99F3B601
	UAB8C669	14008817
	64D083C9	
	US3DF93A	/B438/44
		9097A794
	44BD3B97	3AC345E9
		/19C35F2
	F28D5694	8CF328EA
	0310B6D9	
	DASOZEAL	742850DF
	BU48DF69	
		00045000
	2019CR21	280/852F
	TAL226	678BCU28
		9181CAC8
	B3826E72	
	E4/22DDA	9AUC53A4
	60BF5129	
	248D90F5	5AF3EE8B
	4D06D21C	3378AC62
	7E96166C	00E86812
	5FAFE3B4	21D19DCA
76767676	506CB855	2E12C62B
		0 - 0 - 1 - 1
7E7E7E7E	5BF03098	258E4EE6
7E7E7E7E 7E7E7E7E 7E7E7E7E	5BF03098 46D4B6B3	258E4EE6 38AAC8CD
7E7E7E7E 7E7E7E7E 7E7E7E7E	5BF03098 46D4B6B3 051B9E11	258E4EE6 38AAC8CD 7B65E06F

	7E7E7E7E	E21035EF	9C6E4B91
	7E7E7E7E	56604D75	281E330B
	7E7E7E7E	2E76675C	50081922
	7E7E7E7E	071476F0	796A088E
	7E7E7E7E	AFF087EB	D18EF995
	7E7E7E7E	1B62DB01	651CA57F
	7E7E7E6B	23661F6C	5D186107
	7E544A4A	F877B027	8623FA6D
	4A4A4A4A	F5E389A2	BFA9C3E8
	4A4A4A4A	EEC73611	A48D7C5B
	4A4A4A4A	4C04FB93	064EB1D9
	4A4A4A4A	E8D70F32	A29D4578
	4A4A4A4A	BFF03C54	F5BA761E
	4A4A4A4A	E3403C01	A90A764B
	4A4A4A4A	20FACA7E	6AB08034
	4A4A4A4A	9942458C	D3080FC6
	4A4A4A4A	37E2CB89	7DA881C3
	4A4A4A4A	5A1A9783	1050DDC9
	4A4A4A4A	CE48AA3F	8402E075
	4A4A4A4A	06C9A761	4C83ED2B
	4ABEB57E	06C03EAB	4C7E8BD5
CRC	*****	xxxxxxx	XXXXXXXX
	menen		