Introduction

This is a proposal to add common mode specifications to define differential signal balance, to define common mode transients during mode changes and hot plug events, and to define a receiver common mode tolerance (i.e., rejection) requirement. Table number and other references in this proposal are to SAS-r01. Revision 1 of this proposal corrects a minor “cut-and-paste” error in the note in Table 15.

Table 14. General interface characteristics

Add the following rows to Table 14 to include maximum AC coupling capacitor value and limits on common mode transients during mode change events. This, combined with the impedance specifications, should define the design requirements for the hot-plug / mode change transient stress problem. Also add a Receiver common mode tolerance spec.

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Units</th>
<th>1.5 Gbps</th>
<th>3.0 Gbps</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC Coupling Capacitor</td>
<td>nF</td>
<td>12 max</td>
<td>12 max</td>
</tr>
<tr>
<td>Transmitter common mode transients</td>
<td>V</td>
<td>+/- 2 max</td>
<td>+/- 2 max</td>
</tr>
<tr>
<td>Receiver common mode transients</td>
<td>V</td>
<td>+/- 2 max</td>
<td>+/- 2 max</td>
</tr>
<tr>
<td>Receiver AC common mode voltage tolerance Vcm</td>
<td>mV p-p</td>
<td>150 min</td>
<td>150 min</td>
</tr>
<tr>
<td>Receiver AC common mode frequency tolerance range Fcm</td>
<td>MHz</td>
<td>2 - 200</td>
<td>2 - 200</td>
</tr>
</tbody>
</table>

Notes:

- **c** Coupling capacitor value for AC coupled transmit and receive pairs.
- **d** Maximum common mode transient measured at the transmitter and receiver connector pins into an open circuit load during all power states and transitions. Test conditions shall include system power supply ramping at the fastest possible power ramp (up and down).
- **e** Receivers must tolerate sinusoidal common mode noise components within the frequency range Fcm and of peak-to-peak amplitude Vcm.
Table 15. Transmitted signal characteristics at Tx compliance points and optional Tx compliance points

Add the following to the Dt, Ct, Xt, and It rows for a specification for common mode signal component (balance of the differential signal) at the transmitter output.

<table>
<thead>
<tr>
<th>Compliance Point</th>
<th>Signal Characteristic</th>
<th>Units</th>
<th>SATA 1.0</th>
<th>1.5 Gbps</th>
<th>3.0 Gbps</th>
</tr>
</thead>
<tbody>
<tr>
<td>.....</td>
<td>Max common mode signal component $^e$</td>
<td>mV(p-p)</td>
<td>N/A</td>
<td>100</td>
<td>100</td>
</tr>
</tbody>
</table>

Notes:

$^e$ Maximum peak-peak amplitude of the common mode signal at the receiver-transmitter connector during data transitions.

Table 16. Delivered signal characteristics at Rx compliance points

Add the following to the Dr, Cr, Xr, and Ir rows for a specification for common mode signal component (balance of the differential signal) at the transmitter output.

<table>
<thead>
<tr>
<th>Compliance Point</th>
<th>Signal Characteristic</th>
<th>Units</th>
<th>SATA 1.0</th>
<th>1.5 Gbps</th>
<th>3.0 Gbps</th>
</tr>
</thead>
<tbody>
<tr>
<td>.....</td>
<td>Max common mode signal component $^e$</td>
<td>mV(p-p)</td>
<td>N/A</td>
<td>150</td>
<td>150</td>
</tr>
</tbody>
</table>

Notes:

$^e$ Maximum peak-peak amplitude of the common mode signal at the receiver connector during data transitions.

5.7.12 Receiver characteristics

Add a common mode rejection requirement in the third paragraph:

Additionally the receiver shall also operate within the BER objective when the signal at a receiving phy has the additional sinusoidal jitter present that is specified in the Table 18 and the common mode signal Vcm over frequency range Fcm as is specified in Table 14. Jitter tolerance figures are given in 5.7.4.4 for all interoperability points in a TxRx connection. The figures given assume that any external interference occurs prior to the point at which the test is applied. When testing the jitter tolerance capability of a receiver the additional 0.1 UI of sinusoidal jitter may be reduced by an amount proportional to the actual externally induced interference between the application point of the test and the input to the receiving phy. The addition of additional jitter reduces the eye opening in both voltage and time; see the Jitter tolerance masks in 5.7.8.