## Test Pattern Comparison - FC, XAUI, SATA

The purpose of this document is to aid and promote the discussion of test patterns to be specified for SAS compliance testing. To that end, the tables below present a comparison of the test patterns specified for Fibre Channel, XAUI, and SATA.

A "non-compliant" pattern is a bit sequence that does not represent a valid protocol frame (but usually complies with the coding rules for running disparity). A "compliant pattern" is a valid protocol frame (SOF, payload, CRC, EOF) usually containing the actual test pattern as the payload. When a non-compliant pattern is encapsulated in a protocol frame for it to be used as a compliant pattern care must be taken in the pattern selection to ensure that the pattern structure remains the same in both running disparities.

## **High Level Comparison**

FC (MJSQ Rev 6.0)	XAUI	SATA 1.0
Defines compliant patterns and	Defines compliant patterns and non-	Defines four different patterns which
non-compliant patterns.	compliant patterns.	are essentially the same as the
		non-compliant FC patterns.
Does not explicitely say what	CJPAT (similar FC CJTPAT) is	
pattern(s) to use for compliance	explicitely specified for RX jitter	All patterns are to be used
test.	tolerance testing. However, it is also	individually as non-compliant
	used for TX jitter measurements.	patterns for jitter measurements
Proposes RPAT/CRPAT for TX		and verifying electrical parameters,
jitter measurements, and	Other patterns are explicitely specified	and both individually and as a
RPAT/CRPAT and	as "not intended for jitter compliance	composite pattern for frame error
JTPAT/CJTPAT for RX jitter	testing".	rate testing and in-system test.
tolerance measurements.		
		Also mentions random data
"Composite patterns should be		patterns to be used for jitter output
used for compliance testing."		and BER measurements and as
		baseline patterns for comparative
"For compliance testing of a		testing, but does not specify the
particular device, the pattern(s)		pattern(s).
that produce(s) the worst case		
output or tolerance results shall be		
used."		

## **Comparison by Pattern**

Pattern Type	Properties	TX/RX	FC (MJSQ Rev 6.0)	XAUI	SATA 1.0
	(per the specs)				
Synchronous	Repeating D3132	RX	SPAT, CSPAT	n/a	Same pattern as FC
Switching Output (SSO) Pattern	Generates power supply noise through maximum simultaneous switching of the 10B parallel interface				SPAT
Low Transition Density Pattern	Repeating D30.3 Longest runs of 1s and 0s compliant with the 8B/10B code rules. Generates jitter due to ISI and tests PLL tracking.	TX, RX	Used in non-compliant form and as part of the CJTPAT.	n/a (XAUI low frequency pattern is a more extreme case of this pattern)	Essentially same pattern as FC
High Transition Density Pattern	Half-rate & quarter-rate clock. (D21.5, D24.3, D10.2, D25.6/6.1, D6.1/25.6) Generates high frequency jitter due to ISI and tests transition time asymmetries.	тх	Alternating half-rate and quarter-rate pattern Used in non-compliant form and as part of the CJTPAT.	High Frequency Test Pattern uses only half-rate clock (D21.5) Only used in non-compliant form (to test random jitter).	Essentially same pattern as FC
Low Frequency Spectral Contents Pattern	Repeating D11.5, D20.2 Contains low frequency spectral components. Tests input high-pass filter circuitry.	RX	Only used in non-compliant form.	n/a	Essentially same pattern as FC
Ten runs of 3	D7.7, D28.3,	ТХ	Only used in non-compliant form.	n/a	n/a
Composite pattern	Combines the above patterns in alternating sequences for maximum TX, RX stress.	TX, RX	Unspecified combinations of non-compliant FC patterns suggested for compliance testing.	n/a	SATA Composite Pattern consists of specified combinations of all of the individual SATA patterns. Only used in compliant form.
Random Pattern	Flat signal spectrum without peaks makes it possible to isolate spectral peaks in the TX jitter	TX, RX	RPAT, CRPAT Specifically developed for FC TX testing	CRPAT (Continuous Random Pattern) Essentially same as FC CRPAT.	n/a SATA also suggests to use random pattern for jitter output and tolerance testing, without specifying or strictly requiring it.
Jitter Tolerance Pattern	Alternating Low Transition Density Pattern and High Transition Density Pattern. Stresses receiver by exposing it to extreme phase jumps	RX	JTPAT, CJTPAT	CJPAT (Continuous Jitter Test Pattern) Modified from the FC CJTPAT to incorporate the low- and high density segments in both running disparities.	n/a (but the SATA Composite Pattern follows the same idea)

Low frequency	Repeating K28.7.	TX, RX	n/a in MJSQ	To test low frequency RJ	n/a
Pattern				and PLL tracking	
	(Continuous longest run		(spec'd in FC-PH for RJ		
	square wave of five 1s,		measurement)		
	five us)				
	Pattern does not contain DJ (ideally!) and therefore allows to				
	measure RJ.				
	MJSQ describes this approach as "flawed"				
	harmonic deterministic				
	processes in the TX				
	interpreted as RJ.				
Mixed	Repeating K28.5.	TX	n/a in MJSQ	To test RJ and DJ due to	n/a
frequency				high frequency ISI.	
Pattern	Fast switching between		(spec'd in FC-PH for DJ		
	frequency (contains		measurement)		
	both the longest (5) and				
	shortest (1) runs of bits).				
	A favorite pattern of				
	some folks.				
	MISO describes this				
	pattern as inadequate				
	because it can miss to				
	expose jitter caused by				
	subharmonic processes				
	and possible mistiming				
	on the edges not				
	present in the long bit				
	run segments.				