Date: July 10, 2002

To: T10 Committee (SCSI)

From: George Penokie (IBM/Tivoli)

Subject: Clock-to-Data and Duty Cycle Timings

1 Overview

![Diagram showing clock-to-data and duty cycle timings]

- **Minimum Receiver Skew from clock** after Signal Adjustment: -4.4 ns
- **Maximum Receiver Skew from clock** after Signal Adjustment: +4.4 ns

**Ideal Transfer Period**: 3.125 ns

**Duty Cycle Error**: The duty cycle error may be plus or minus from the idle transfer period.

Note: The duty cycle error may be plus or minus from the idle transfer period.
The drive time asymmetry plus receiver time asymmetry equals the duty cycle error.

The maximum receiver skew from clock after the signal adjustment circuit shall consist of the following times:

a) the transmitter chip skew;
b) the receiver chip skew;
c) the cable skew; and
d) two times the trace skew.

The worst case skew from either the rising edge or the falling edge referenced to the clock including the duty cycle error shall not exceed the maximum receiver skew from clock (+/- 4.4 ns).