

To: T10 Technical Committee
From: Cris Simpson, Intel Corp. *cris.simpson@intel.com*
Date: March 7, 2002
Subject: Bit positions for SOLNT control bits in SRP_LOGIN_REQ

Reference Documents: T10/01-328r3, T10/02-064r3

02-064r3 places the AESOLNT, CRSOLNT, and LOSONT bits (A, C, L below) in byte 20 of the SRP_LOGIN_REQ IU. This placement prevents the use of the currently reserved bytes 20-23 as a four-byte field in the future. Placements that would not destroy a four-byte field include bytes 1-3 and 26-27, but these would use currently-reserved bits that may be mirrored from REQ to RSP.

	SRP_LOGIN_REQ	SRP_LOGIN_RSP
0	Type	Type
1		
2		
3		
4		ReqLimDelta
5		ReqLimDelta
6		ReqLimDelta
7		ReqLimDelta
8	TAG	TAG
9	TAG	TAG
10	TAG	TAG
11	TAG	TAG
12	TAG	TAG
13	TAG	TAG
14	TAG	TAG
15	TAG	TAG
16	Max Req I toT IU Len	Max I toT IU Len
17	Max Req I toT IU Len	Max I toT IU Len
18	Max Req I toT IU Len	Max I toT IU Len
19	Max Req I toT IU Len	Max I toT IU Len
20ACL	Max to T to I Len
21		Max to T to I Len
22		Max to T to I Len
23		Max to T to I Len
24	Reqd Buffer Formats	Supp Buffer Formats
25	Reqd Buffer Formats	Supp Buffer Formats
26	.ACL ..XXXX
27	S
28		
29		
30		
31		
32	Init Pt ID	
33	Init Pt ID	
34	Init Pt ID	
35	Init Pt ID	
36	Init Pt ID	
37	Init Pt ID	
38	Init Pt ID	
39	Init Pt ID	

40	Init Pt ID	
41	Init Pt ID	
42	Init Pt ID	
43	Init Pt ID	
44	Init Pt ID	
45	Init Pt ID	
46	Init Pt ID	
47	Init Pt ID	
48	T Pt ID	
49	T Pt ID	
50	T Pt ID	
51	T Pt ID	
52	T Pt ID	
53	T Pt ID	
54	T Pt ID	
55	T Pt ID	
56	T Pt ID	
57	T Pt ID	
58	T Pt ID	
59	T Pt ID	
60	T Pt ID	
61	T Pt ID	
62	T Pt ID	
63	T Pt ID	