Introduction

As described in T10/02-038r0, applying DC offset correction at the receiver provides significant improvement in timing margin. Because of this improvement, we propose that this feature be mandatory for Ultra640 SCSI. The following identifies where changes need to be made in SPI-5 to implement this proposal.

In A.3.2 Receiver steady state input voltage requirements:

Make the text in the existing clause into subclause A.3.2.1 Steady state input voltage requirements for Fast160 and slower LVD receivers, and, add subclause A.3.2.2 Steady state input voltage requirements for Fast320 LVD receivers. The content for this new subclause is as follows:

A.3.2.2 Steady state input voltage requirements for Fast320 LVD receivers

Table A.x and Figure A.y define the voltages for the requirements in this subclause.

The differential offset component of the receiver input voltage is defined as:

\[ V_{RXOFFSET} = \frac{|V_N| - |V_A|}{2} \]

where \(|V_A|\) and \(|V_N|\) are the steady state differential Asserted and Negated signal levels applied to the receiver, measured after 100 ns assertion (negation) of the signal.

Within the common-mode input voltage range \((V_{CM})\) of 0.845 V < \(V_{CM}\) < 1.655 V (see table A.7) and after calibration on a training pattern containing a differential offset voltage component, \(V_{RXOFFSET}\), a Fast320 receiver shall detect assertion and negation with \(V_{IN}\) in the ranges shown in Table A.x, and over an input signal offset range of \(-75 \text{ mV} < V_{RXOFFSET} < +75 \text{ mV}\) (see figure A.11 for the test circuit for \(V_{IN}\)).

<table>
<thead>
<tr>
<th>Table A.x - Fast320 receiver steady state input voltage ranges</th>
</tr>
</thead>
<tbody>
<tr>
<td>Correctable input signal offset ((V_{RXOFFSET})) range</td>
</tr>
<tr>
<td>(V_{IN}) to detect Assertion (after training)</td>
</tr>
<tr>
<td>(V_{IN}) to detect Negation (after training)</td>
</tr>
</tbody>
</table>
Figure A.y - Input Signal Offset Component $V_{RXOFFSET}$

$V_{RXOFFSET} = (|V_N| - |V_A|) / 2$

Differential Negated Level ($V_N$)

Differential Asserted level ($V_A$)

$V_{IN}$

0 V