



Seagate Technology
10323 West Reno (West Dock)
Oklahoma City, OK 73127-9705
P.O. Box 12313
Oklahoma City, OK 73157-2313
Tel: 405-324-3070
Fax: 405-324-3794
gene_milligan@notes.seagate.com

9/12/2000
John Lohmeyer
T10 Chairman

Subject: Proposal for revised setup and hold figures to be included in SPI-4

The attached figures have been described and I think agreed to in various working groups as word pictures. This proposal documents the word pictures in FrameMaker.

Gene Milligan
Director, Development Strategy
Seagate Technology Inc.




Figure 42 - LVD timing measurement points for DT \leq **Fast-80** data transfers

The signal shall transition from -100 to +100 mV or +100 to -100 mV in 0 to 3 ns, the waveform between -100 and +100 mV is not otherwise specified. Signals shall remain above the |100 mV| level for 1,25 ns at each end of the transition. The signals shall not drop below |30 mV| except during the transitions. Conditions exist with longer, loaded SCSI busses and irregular REQ and ACK pulse widths where long assertions or negations produce a much larger signal than short assertions or negations. This sets up an environment where the short REQ or ACK pulses may not have adequate timing margin unless the definitions in figure 44 are used in the measurement of timing parameters. If the P_EN bit equals one precompensation mitigates the charging effect and helps timing margin.

Measurement of driver timing parameters shall be performed using the circuit and test conditions defined in A.2.5 applied to the SCSI device connector. Receiver timing parameters are defined by the waveforms existing at the connector of the receiving SCSI device. The receiver timing parameters include the effects of data pattern. The receiver data pattern is therefore not defined.

Figure 46 shows the LVD signal requirements at the receiving SCSI device.




Figure 43 - LVD timing measurement points for DT = Fast - 160 data transfers