Proposed Changes for SPI-4

Paul Aloisi TI

Associated documents 00-227r9, 00-239r4, 00-320r0

The driver/receiver electrical changes proposed for SPI-4

The driver asymmetry equation from the July meeting is wrong. The equations should be $V_a = (0.9*|V_n|)-23$ Minimum and $(1.11*|V_n|)+26$ Maximum

Table A.2 Assertion $V_A$ equation for Fast-160 must change to $V_a = (.9*|V_n|)-23$ Minimum and $(1.11*|V_n|)+26$ Maximum

Change fall back to 50 to 66% from 60 to 78%

A.2.1 Driver requirements overview

The fundamental requirement for an LVD driver is the generation of a first-step differential output voltage magnitude at the driver connections to the balanced media to achieve required minimum differential signals at every receiver connection to the bus. If a P\_EN bit of one was received by a SCSI device during the prior PPR negotiation, the weak driver amplitude shall be from a minimum of 60% to a maximum of 78% of the strong driver amplitude after the first bit of a series of adjacent ones or adjacent zeros. Other characteristics that affect overall noise margin are the common-mode output voltage, the maximum differential output voltage, the driver output impedance, and the output signal wave shape.

The driver requirements are defined in terms of the voltages and currents depicted in figure 43.

A.2.2 Differential output voltage, $V_s$

This subclause does not specify requirements for drivers with source impedances less than 1000 Ohms.

To assure sufficient voltage to define a valid logic state at any device connection on a fully loaded LVD bus at least a minimum differential output voltage shall be generated. This value shall be large enough that, after allowance for attenuation (AC and DC), reflections, terminator bias difference, and differential noise coupling, $V_s$ is at least +100 mV at the device connector to the LVD SCSI bus. The SCSI device shall also comply with the upper limits for the differential output voltages and to the symmetry of the differential output voltage magnitudes between logic states in order to assure a first-step transition to the opposite logic state. If a PCOMP\_EN bit was set to one during the prior PPR negotiation, the signal level at the receiver shall be a minimum of 50 mV $V_s$ on an isolated assertion or negation. Fast-160 without precomp the signal level at the receiver shall be a minimum of –35 mV $V_s$ on an isolated assertion or negation.

With the test circuit of figure A.1 and the test conditions $V_1$ and $V_2$ in table A.2 applied, the steady-state magnitude of the differential output voltage, $V_s$, for an asserted state ($V_A$), shall be greater than or equal to 320 mV and less than or equal to 800 mV. For the negated state, the polarity of $V_s$ shall be reversed ($V_N$) and the differential voltage magnitude shall be greater than or equal to 320 mV and less than or equal to 800 mV. The relationship between $V_A$ and $V_N$ specified in table A.2 for the SPI-2/3 and shown graphically in figure A.2 for the SPI-2/3 shall be maintained. If a P\_EN bit was received by a SCSI device during the prior PPR negotiation, the signal level for the strong driver shall be capable of greater than or equal to 500 mV and shall be less than or equal to 800 mV in the $V_n$ and $V_a$ states. The strong driver relationship between $V_A$ and $V_N$ specified in table A.2 strong driver and shown graphically in figure A.2 for the strong shall be maintained.
The changes are based on the information at the bottom of the first page. 00-227r9, 00-239r5 and SPI-4 R00. Unfortunately there are three camps; Camp 1 - 100 mV receiver requires reducing the cable/system AC loss to 30% with the weak driver, camp 2 - 50 mV receiver AAF recommended the cable/system AC loss 40% (SPI-2/3 losses) with the weak driver and camp 3 - no weak driver and AAF receiver –30mV no zero crossing.

This proposal addresses the three camps.

The changes proposed:

Figure 49 Paced Timing diagram and the paragraph under the figure TBDs replaced a table expect for the free running clock which is 100 mV.

Low Loss (LL)
The signal shall transition for LL (low loss systems) from -100 to +100 mV or +100 to -100 mV in 0 to 3 ns, the waveform between -100 and +100 mV is not otherwise specified. The absolute value of the signals shall remain above the 100 mV level for 1.25 ns at each end of the transition. The absolute value of the signals shall not drop below 30 mV except during the transitions (see 7.3.2).

Normal Loss (NL)
The Free running clock shall transition for NL (normal loss systems) from -100 to +100 mV or +100 to -100 mV in 0 to 3 ns, the waveform between -100 and +100 mV is not otherwise specified. The other signals, the first transition from the multiple bit level shall transition -100 to +50 mV or +100 mV to -50 mV, if there is an immediate transition the +50 mV to -100 mV or -50 mV to +100 mV. The absolute value of the signals shall remain above the 100 mV multiple bits or 50 mV for a single bit level for 1.25 ns at each end of the transition. The absolute value of the signals shall not drop below 30 mV except during the transitions (see 7.3.2).

Weak driver off / AAF Adaptive Active Filter (NP)
The Free running clock shall transition for NP (no weak driver systems) from -100 to +100 mV or +100 to -100 mV in 0 to 3 ns, the waveform between -100 and +100 mV is not otherwise specified. The other signals, the first transition from a multiple bit level shall transition at least 150 mV and shall be a minimum 50 mV from the zero crossing, example –200 mV level shall transition to –50 mV for a valid transition.

The absolute value of the multiple bit signals shall remain above the 100 mV for 1.25 ns at each end of the transition. The absolute value of the signals shall not drop below 30 mV except during the transitions (see 7.3.2).

Figure 51 and 52 Receiver Mask paced data transfer needs to be different for the 3 camps, there should be 3 new masks
Fast-160 Receiver Mask NL for isolated assertion or negation pulses, during the data transitions +/-1.1 volt maximum with reflections.

The ratio of the Peak before the transition to the Peak at the end of the next bit time in the 1.25 ns range.

Not Allowed
Annex A

Table 1

First row Maximum -50 mV First bit Fast-160 - Note 6
100 mV subsequent bits Fast-160 or all bits Fast-80 or slower
Without precomp enabled maximum 50 mV First bit Fast-160 requires AAF – Note 7

Second row Minimum 50 mV First Bit Fast-160 – Note 6
100 mV subsequent bits Fast-160 or all bits Fast-80 or slower
Without precomp enabled maximum -50 mV First bit Fast-160 requires AAF – Note 7

Attenuation (%) Fast-160 Maximum 50% Note 5

Note 5 DC Loss 10%, AC loss 40%, if the AC loss is limited to 30% first bit is the same as the subsequent bits.

Note 6 the free running clock – toggling signal after the first transition must be the 100 mV limits specified by the Fast-80 or slower speeds. These values only apply to isolated transitions.

Note 7 – Weak driver is disabled and AAF (Adaptive Active Filter) receivers used.

Leakage was not consider in V N (OR-tied signals), leakage can change the bias from the terminators by up to 20 mV
### Table A.1 - System level requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Minimum</th>
<th>Maximum</th>
<th>Cross-reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA (except OR-tied signals) (Except Fast-160 isolated first transition)</td>
<td>-1 V</td>
<td>-100 mV</td>
<td>note 1, 6, 8</td>
</tr>
<tr>
<td>VA (except OR-tied signals) (Fast-160 isolated first transition with precomp)</td>
<td>-1 V</td>
<td>-50 mV</td>
<td>note 5</td>
</tr>
<tr>
<td>VA (except OR-tied signals) (Fast-160 isolated first transition with AAF)</td>
<td>-1 V</td>
<td>50 mV</td>
<td>Note 7</td>
</tr>
<tr>
<td>VN (except OR-tied signals) (Except Fast-160 isolated first transition)</td>
<td>100 mV</td>
<td>1 V</td>
<td>note 1, 6, 8</td>
</tr>
<tr>
<td>VN (except OR-tied signals) (Fast-160 isolated first transition with precomp)</td>
<td>50 mV</td>
<td>1 V</td>
<td>note 5</td>
</tr>
<tr>
<td>VN (except OR-tied signals) (Fast-160 isolated first transition with AAF)</td>
<td>-50 mV</td>
<td>1 V</td>
<td>Note 7</td>
</tr>
<tr>
<td>VA (OR-tied signals)</td>
<td>-3.6 V</td>
<td>-100 mV</td>
<td>note 1</td>
</tr>
<tr>
<td>VN (OR-tied signals)</td>
<td>80 mV</td>
<td>145 mV</td>
<td>note 1, 9</td>
</tr>
<tr>
<td>attenuation (%) (fast-40 and fast-80)</td>
<td>15</td>
<td></td>
<td>note 2</td>
</tr>
<tr>
<td>attenuation (%) (fast-160)</td>
<td>50</td>
<td></td>
<td>note 5</td>
</tr>
<tr>
<td>loaded media impedance (Ohms)</td>
<td>85</td>
<td>135</td>
<td>note 3</td>
</tr>
<tr>
<td>unloaded media impedance (Ohms)</td>
<td>110</td>
<td>135</td>
<td>subclause 6.3</td>
</tr>
<tr>
<td>terminator bias (mV)</td>
<td>100</td>
<td>125</td>
<td>subclause 7.3.1</td>
</tr>
<tr>
<td>terminator impedance (Ohms)</td>
<td>100</td>
<td>110</td>
<td>subclause 7.3.1</td>
</tr>
<tr>
<td>device leakage (µA)</td>
<td>-20</td>
<td>20</td>
<td>table 16</td>
</tr>
<tr>
<td>number of SCSI devices</td>
<td>2</td>
<td>16</td>
<td>subclause 4.7</td>
</tr>
<tr>
<td>ground offset level (mV)</td>
<td>-355</td>
<td>355</td>
<td>note 4</td>
</tr>
</tbody>
</table>

**Note:**
1 - These are the signal levels at the receiver, the system allows 60 mV crosstalk for calculating the minimum driver level.
2 - Measured from the driver to the farthest receiver.
3 - Caused by the addition of device capacitive load (see table 9 for calculations).
4 - This is the difference in voltage signal commons for SCSI devices on the bus (see figure 3).
5 - Attenuation is the sum of the DC Loss 10% and AC loss 40% at 80 MHz.
6 - The free running clock – toggling signal after the first transition must be the 100 mV limits specified by the Fast-80 or slower speeds. These values only apply to isolated transitions.
7 - Weak driver is disabled and AAF (Adaptive Active Filter) receivers used.
8 - LL attenuation is the sum of the DC Loss 10% and AC loss 30% at 80 MHz.
9 - prior versions of the standard did not account for leakage.