

# Training on each I/O limits performance

Keep option open to train less often

# Eliminating QAS limits performance

 Keep QAS for those target / initiator pairs that want to go fast

Incremental changes to SPI-4 eventually add up



Performance impact depends upon :

- I/O size  $\longrightarrow$  Significant for  $\leq$  8 KB I/Os
- I/O direction (read / Higher impact for Write on write)
- Queue Depth

 $\rightarrow$ .

Impact increases as queue depth < 8

 Target head movement

 Impact increases as head movement decreases

Do we create a specification that optimizes a specific operational environment, or one that can work well over a wide range of environments ?



## Evaluate:

- P + QAS
- P + QAS + Training
- P + Training

baseline Packetized, QAS, no training

- Packetized, QAS, 2us training
  - Packetized, no QAS, 2 us training
- This analysis does not consider Parallel option, with or without training

#### The Communications Company TM





#### The Communications Company TM

### LSI LOGIC

Impact of changes is small at Q Depth > 8. Today Q Depth = 1 for sequential. Which applications will change the way they issue I/Os for Ultra320?

Impact of Training & QAS each are significant at smaller Queue depths, together they can cripple SCSI

Lots of I/O happens with blocks of 4K to 8KB

These problems get <sup>5</sup> worse at Ultra640



Performance Cost of Changes

Ultra320 with Packetized & training will be slower than Ultra160 Non Packetized at 1

Q'd I/O per drive

- same test as we use today !

Realistic IOPs values are 40 -50 % lower than these theoretical results at 0.5 KB

Theoretical results - only counts SCSI protocol timings

### LSI LOGIC





### The Communications Company TM



- Removing QAS simplifies design and validation
  \_\_\_\_\_\_But ...
  - Reducing impact of no QAS requires high queue depths for sequential I/O
  - High queue depths increases I/O latency
  - Heroic seek optimization may not be as effective as expected
  - Will applications be rewritten to make use of large queue depths ?
  - Will early implementations use queue depths > 1 for sequential I/O ?
  - Assuming high queue depths also assumes specific workload profiles - not a general solution
    - $-\dots$  This trades 1 problem for a new set



#### The Communications Company TM LSI LOGIC **Ultra640 Performance Cost of Changes** Theoretical results - only 55% counts SCSI ■ P + QAS, No Training - Baseline protocol timings 50% ■ P + QAS, 2 us Training 45% P, 2 us Training % Throughput Loss Compared To P + QAS No Training 40% 35% 30% 25% 20% 15% 10% 5% 6R+4W = 10 Q'd I/Os, 6 0% read, 4 write 6R+4W 1R 4R 4W 6R+4W 1R 1W 6R+4W 1R 1W 4W 1W 4R 4W 4R 0.5 0.5 64 64 64 0.5 0.5 0.5 8 8 8 8 8 64 64 4W = 4 Q'd I/Os, all write 8 KB Sequential 64 KB Sequential 0.5 KB Sequential 9



LSI LOGIC

### The Communications Company TM



Throughput, IOPs these theoretical results at 0.5 KB Ultra640 with Packetized & training will be slower than Ultra160 Non Packetized at 1 Q'd I/O per drive - same test as we use today !

4W = 4 Q'd I/Os, all write

#### Ultra640 Performance Cost of Changes, IOPs, 0.5 KB I/Os

![](_page_11_Figure_3.jpeg)

### LSI LOGIC

Theoretical results - only

counts SCSI

protocol timings

**Realistic IOPs** 

values are 40 -

50 % lower than