

## Quantum™

Quantum Corporation  
500 McCarthy Boulevard  
Milpitas, CA 95035 USA

**To:** T10 Technical committee  
**From:** Mark Evans  
**Phone:** 408-894-4019  
**Fax:** 408-952-3620  
**Email:** mark.evans@quantum.com  
**Date:** 24 April 2000

### **Subject: Details of test set-up used by Quantum for Ultra320 data**

#### **Introduction:**

Quantum has performed a significant amount of testing for Ultra320 SCSI on several system configurations comprised of currently available, "off-the-shelf" components. Standard test equipment was used to generate and capture the signals.

This data has been presented to T10 in the following documents: T10/00-147R0, Ultra320 SCSI vs. Ultra160 SCSI Eye Diagram Data by Russ Brown, 22 pp.; T10/00-153R0, Ultra320 SCSI with Receiver Equalization 25 m. into Backplane with 6 loads by Russ Brown, 16 pp.; T10/00-154R0, Ultra640 SCSI with Receiver Equalization 25 m. into Backplane with 6 loads by Russ Brown, 11 pp.; T10/00-169R0, Effect of Varying Transmitter Amplitude on Ultra320 SCSI Receiver Equalization by Russ Brown, 11 pp.; and T10/00-195R0, Ultra320 into fully populated 10-slot backplane by Russ Brown, 9 pp., (earlier data without crosstalk and ISI was presented in T10/99-335R0, Transmitter Pre-Compensation for 320 MB/sec SCSI by Andrew Bishop, 78pp.). These documents are available at <http://www.t10.org>.

In the following, details of all elements of the tests performed by Quantum will be described so that others may duplicate the testing performed by Quantum in order to validate Quantum's testing and to insure correlation of other test data presented to T10. The system components used for this testing were selected because they were available or made available by their manufacturers or their representatives and were considered to be representative of commonly available parallel SCSI components. The selection of these components is not meant to imply an endorsement of those components by Quantum.

Following the system configuration details are the procedure used to set up the worst-case crosstalk and the data pattern used for the testing. A compilation of the pictorial representations and schematic for the test configurations from the previously presented documents may be seen in 00-215r0.ppt.

If additional details about this testing are desired, please contact Mark Evans at the phone number or email address listed above.

#### **For all test configurations:**

- A Tektronix AWG2041 with 50  $\Omega$  output impedance was used to generate differential data on the pair DB(0)+ and DB(0)- at one end of the cable assemblies

- 400 mV was used for all signals generated without precompensation except where indicated in T10/00-169R0 (400 mV was originally selected so that data for precompensation using up to 1.8× boost could be taken while remaining within the SCSI spec (  $400 \text{ mV} \times 1.8 = 720 \text{ mV} < 800 \text{ mV}$  )).
- An HP81130A was used to generate differential crosstalk at 50  $\Omega$  on the pairs DB(1)+ and DB(1)-, and P1+ and P1-.
- Receiver devices designated with the lowest numbers were closest to the transmitter (e.g., the receiver device designated “bp1” in configuration 3 was the device closest to where the cable connected to the backplane and farthest from the terminator on the backplane, and the device designated “bp6” in configuration 3 was the device farthest from where the cable connected to the backplane and closest to the terminator on the backplane).
- Balanced 100  $\Omega$  termination (100  $\Omega \pm 1\%$  resistors) was located at the end of the backplane signal path.
- A Tektronix P6247 1Ghz differential probe was used to measure the signals on DB(0)+ and DB(0)- at the connector of the receiving drive.
- All receiver devices were Quantum Ultra160 hard disk drives with a maximum of 12 pF capacitance on the signal lines.

#### System Configuration 1:

- 10 meter cable assembly using Madison 28AWG round shielded cable supplied by Amphenol Interconnect (Fast-40 cable assembly, p/n 68SKD00071)
- 6-slot backplane (a SCSI LVD backplane, numbers on the back of the system include PB689984-001, MP698758-001, INSK80700087, PBA 688265-005) fully populated with six Quantum Ultra/160 drives
- A LeCroy DDA 120 was used to capture the data at 4 gigasamples per second

#### System Configuration 2:

- 2.25 meter cable assembly using Hitachi 32AWG twisted-flat cable supplied by Hitachi & Circuit Assembly
- 6-slot backplane (a SCSI LVD backplane, numbers on the back of the system include PB689984-001, MP698758-001, INSK80700087, PBA 688265-005) fully populated with six Quantum Ultra/160 drives
- A LeCroy DDA 120 was used to capture the data at 4 gigasamples per second

#### System Configuration 3:

- 10 meter cable assembly using Hitachi SMQT 32AWG twisted-flat cable supplied by Hitachi and Circuit Assembly with nine Quantum Ultra/160 drives installed on the connectors having 25 cm spacing between connectors beginning 7.25 meters from the initiator
- 6-slot backplane (a SCSI LVD backplane, numbers on the back of the system include PB689984-001, MP698758-001, INSK80700087, PBA 688265-005) fully populated with six Quantum Ultra/160 drives
- A LeCroy DDA 120 was used to capture the data at 4 gigasamples per second

#### System Configuration 4:

- 10 meter cable assembly using Hitachi SMQT 32AWG twisted-flat cable supplied by Hitachi and Circuit Assembly with connectors having 25 cm spacing between connectors beginning 7.25 meters from the initiator (no drives were installed on the cable in this configuration)
- 10-slot backplane (numbers on the back of the system include SP#387067-001, P19470CBFIVBTH, AS#00944-001, DG#00945-00, Rev 0C) fully populated with ten Quantum Ultra/160 drives
- A LeCroy DDA 120 was used to capture the data at 4 gigasamples per second

**“25 meter” system configuration:**

This configuration was used for testing at both Ultra320 and Ultra640 data transfer rates.

- 25 meter cable assembly using Madison 28AWG round shielded cable supplied by Amphenol Interconnect Products (p/n 50833MIOD)
- 6-slot backplane (a SCSI LVD backplane, numbers on the back of the system include PB689984-001, MP698758-001, INSK80700087, PBA 688265-005) fully populated with six Quantum Ultra/160 drives
- For the test at 320 MB/s: a LeCroy DDA 120 was used to capture the data at 4 gigasamples per second
- For the test at 320 MB/s: a Tektronix TDS694C was used to capture the data at 10 gigasamples per second

Note: Samples of a cable assembly using Madison Universal SCSI cable for Fast-80 and all slower speeds (p/n 68KDK00049), can be obtained from Amphenol Interconnect. We have just received a sample for future tests.

**Procedures to setup worst-case cross talk:**

1. Drive a “...1010...” pattern on the aggressor lines (DB(1)+, DB(1)-, P1+, and P1-) while driving the victim lines (DB(0)+ and DB(0)-) with the test pattern. The amplitude of the signals on the aggressor lines should be equal to the amplitude of the signals on the victim lines (e.g., for a victim signal using no precompensation, the aggressor signal amplitude should be 400 mV, and for a victim signal using 1.8× precompensation, the aggressor signal amplitude should be  $400 \text{ mV} \times 1.8 = 720 \text{ mV}$ ).
2. Align the P1+ and P1- signals to be within 0.5 ns to 1.5 ns of the DB(0)+ and DB(0)- signals. The crosstalk is worst when the aggressor is aligned close to the zero crossing of the victim line but not perfectly coincident.
3. Turn off the signals driving DB(0)+ and DB(0)- and monitor them with the differential probe. Do not disconnect the source because the source output impedance is the termination of the cable.
4. With phase position of P1+ and P1- fixed and driving, adjust the phase of DB(1)+, DB(1)- until maximum peak signal is obtained on DB(0)+ and DB(0)- lines.
5. Drive DB(0)+ and DB(0)- with the test pattern with both aggressors still running.
6. Data now can be collected for the cross-talk.

**Test pattern:**

The following is approximately the test pattern used for all configurations. The pattern is 1600 bits long and takes a total of 10  $\mu\text{s}$  to transmit at 80 MHz and 5  $\mu\text{s}$  to transmit at 160 MHz. For 80 MHz: this pattern begins with the signal being negated for 600 ns, followed by the signal being asserted for 200 ns, followed by the signal being negated for 200 ns, followed by 1600 ns of “...1010...” transitions, followed by a pseudo random data pattern, ending with the signal being negated. For 160 MHz the number of bits is the same but the times are halved. The data pattern was constructed to provide a variety of transition lengths and is not completely random because, for example, the chance that a completely random pattern would produce a run of 20 zeroes followed by a one and then a few more zeroes (an isolated pulse) is on the order of ten million to one, whereas this run occurs much more frequently in actual data streams.

BINARY	HEX	BINARY	HEX
00000000000000000000	0000	0010111010111111	2EBF
00000000000000000000	0000	1010111001001010	AE4A
00000000000000000000	0000	0010110111100000	2DE0
00000000000000000000	0000	0010101010001010	2A8A
00000000000000000000	0000	1011101010111110	BABE
00000000000000000000	0000	1010100010100010	A8A2
11111111111111111111	FFFF	1111001010111010	F2BA
11111111111111111111	FFFF	1011101000011010	BA1A
00000000000000000000	0000	1011101010101110	BAAE
00000000000000000000	0000	0100011001000010	4644
10101010101010101010	AAAA	0000001100000000	0300
10101010101010101010	AAAA	0111111111100111	7FE7
10101010101010101010	AAAA	1111111000001110	FE0E
10101010101010101010	AAAA	0000000111111110	01FE
10101010101010101010	AAAA	0011111111000000	34C0
10101010101010101010	AAAA	1000011111101111	87CF
10101010101010101010	AAAA	0001100111010011	19D3
10101010101010101010	AAAA	0101011100100101	5725
10101010101010101010	AAAA	0001011011000000	16C0
10101010101010101010	AAAA	0000000100001111	010F
10101010101010101010	AAAA	1101111000110011	DE33
10101010101010101010	AAAA	1010011010101110	A6AE
10101010101010101010	AAAA	0100101000101101	4A2D
10101010101010101010	AAAA	1000000111111011	81FB
10101010101010101010	AAAA	1100000010000111	C087
10101010101010101010	AAAA	0011000101100101	3165
1100110011001101	CCCD	0101000110110101	51B5
1110000111100000	E1E0	1101001001111111	D27F
1111100000111110	F83E	1000000011010100	80D4
0000011111111011	07EB	0001001100110111	1337
1111110000000010	FC02	0110100001000111	6867
0001111110111100	1FBC	1110001110001001	E389
0110011101001101	674D	1000010110000101	8585
0101110010010100	5C94	1101011111110110	D7F6
0101101100000000	5B00	0011001100001011	330B
0000010000111111	043F	1011111111111111	BFFF
0111100011001110	78CE	1111111011111111	FEFF
1001101010111001	9AB9	1111111111111111	FFFF
0010100010110110	28B6	0000111000000001	0E01
0000011111101111	07EF	0000111111011110	0FDD
0000001000011100	021C	0011001110100110	33A6
1100010110010101	C595	1010111001001010	AE6A
0100011011010111	46D7	0010110110000000	2D80
0100100111111110	49FE	0000000000000000	0000
0000001101010000	0350	1000000000000000	8000
0100110011011101	4CDD	1110101110010010	EB92
1010000100011111	A11F	1000101101111000	8B78
1000111000100110	8E26	0000000000000000	0000
0001011110101111	175F	0000000000000000	0000
1101100011001100	D8CC	0000000000000000	0000