
SCSI Connector and Cable Modeling from TDR Measurements

Dima Smolyansky

TDA Systems, Inc.

<http://www.tdasystems.com>

Presented at SCSI Signal Modeling Study Group

Rochester, MN, December 1, 1999

The Interconnect Modeling Company™





Outline

- **Interconnect Modeling Methodology**
- **Single-Ended TDR Modeling**
 - **TDR Basics**
 - **REQ Signal Model**
- **Differential TDR Modeling**
 - **TDR Basics**
 - **REQ Signal Model**


Signal Integrity Modeling

- Goal: create SPICE models to predict connector/cable performance
- Model *required range of validity* is defined by a greater of
 - signal rise time: $f_{bw} = 0.35 / t_{rise}$
 - signal clock rate: $f_{bw} = (3 \sim 5) \cdot f_{clock}$
- It may be desired to extend the required range of model validity beyond f_{bw}

Measurement Based Approach




IConnect™ Modeling Process



Outline



- ✓ **Interconnect Modeling Methodology**
- ✚ **Single-Ended TDR Modeling**
 - **TDR Basics**
 - **REQ Signal Model**
- **Differential TDR Modeling**
 - **TDR Basics**
 - **REQ Signal Model**

TDR Block Diagram




Note: TDR source may actually be implemented as a Norton equivalent current source

TDR Visual Representation




Inductance and Capacitance Analysis




Differential TDR


- Virtual ground plane
- Even and odd mode measurements



REQ: Acquire Waveforms




Partition Impedance Profile and Create a Model



Model Listing

Connector




***** Partition #1

l1 1 4 3.54n

***** Partition #2

c1 4 3 1p

Cable



l2 4 5 1n

***** Partition #3

t1 5 3 6 3

Z0=80.5 TD=1.41n


***** Partition #4

t2 6 3 2 3 Z0=65.5 TD=143p

The Interconnect Modeling Company™




Composite Model Generation




The Interconnect Modeling Company™




Create Piecewise Linear Source



Simulate and Verify




User Rise Time Filtering to Achieve Simple Models




Correlation to Physical Structure

PCB section



Cable section



Outline

- ✓ **Interconnect Modeling Methodology**

- ✓

 - **TDR Basics**


 -

- ✎ **Differential TDR Modeling**

 -


 - **REQ Signal Model**

Symmetrical Coupled Line Model



- **Assumptions:**
 - the lines are symmetrical
 - TDR pulses are symmetrical
 - TDR pulses arrive at the lines at the same time at the beginning of both lines

Differential TDR Measurement Setup




- Virtual ground plane
- Assumptions:
 - Lines under test (DUT) are symmetrical
 - TDR pulses are symmetrical
 - TDR pulses arrive at the DUT at the same time

The Interconnect Modeling Company™




Equalize the TDR Delay




- Watch for the symmetry in the traces rather than relative position in time


Acquire Waveforms




Single Line Impedance vs. Odd and Even



Create a Model





Symmetrical Coupled Line Model



- $Z_{\text{odd}}, Z_{\text{even}}, t_{\text{odd}}, t_{\text{even}}$:
directly obtained from odd and even impedance profiles

Practical Model Output

- To avoid negative Z in theoretical model:



Model Listing

***** Partition #1

l1 1 6 4n
c1 6 5 710f
l2 3 7 4n
c2 7 5 710f
c3 6 7 33.7f
k1 l1 l2 226m

Connectors



***** Partition #2

t1 6 8 9 10 Z0=51.4 TD=43.5p
t2 7 8 11 10 Z0=51.4 TD=43.5p
e1 12 8 12 13 2
e2 14 10 14 15 2
t3 12 13 14 15 Z0=25.7 TD=43.5p
t4 13 5 15 5 Z0=58.5 TD=44.5p

***** Partition #3

c4 9 5 423f
l3 9 16 7.96n
c5 11 5 423f
l4 11 17 7.96n
c6 9 11 643f
k2 l3 l4 603m

***** Partition #4

t5 16 18 19 20 Z0=66 TD=1.37n
t6 17 18 21 20 Z0=66 TD=1.37n
e3 22 18 22 23 2
e4 24 20 24 25 2
t7 22 23 24 25 Z0=33 TD=1.37n
t8 23 5 25 5 Z0=281 TD=1.4n


Cables




***** Partition #5

t9 19 26 2 27 Z0=45.7 TD=125p
t10 21 26 4 27 Z0=45.7 TD=125p
e5 28 26 28 29 2
e6 30 27 30 31 2
t11 28 29 30 31 Z0=22.9 TD=125p
t12 29 5 31 5 Z0=208 TD=140p


Composite Model Generation



Simulate and Verify




Filter to Desired Rise Time




Correlation to Physical Structure: Differential

PCB section



Cable section




Summary and Further Work

- **Accurate cable models are obtained**
- **Better understanding of connector geometries will improve the connector model**



Supplementary Information



Transmission line equation reference

$$Z_0 = \sqrt{\frac{R + j\omega L}{G + j\omega C}} \approx \sqrt{\frac{L}{C}}$$

$$V_p = \frac{1}{\sqrt{LC}}$$

$$L = Z_0 \cdot t_p \quad C = \frac{t_p}{Z_0}$$


Differential Transmission Line

$$Z_{even} = \sqrt{\frac{L_{self} + L_m}{C_{tot} - C_m}} \quad Z_{odd} = \sqrt{\frac{L_{self} - L_m}{C_{tot} + C_m}}$$


$$t_{even} = \sqrt{(L_{self} + L_m)(C_{tot} - C_m)}$$

$$t_{odd} = \sqrt{(L_{self} - L_m)(C_{tot} + C_m)}$$

TDR Multiple Reflection Effects



Z-line Example



L-C Even-Odd Mode Analysis for Line with Constant Impedance


$$L = \frac{1}{2} (t_{\text{even}} Z_{\text{even}} + t_{\text{odd}} Z_{\text{odd}})$$

$$C = \frac{t_{\text{even}}}{Z_{\text{even}}}$$

$$L_m = \frac{1}{2} (t_{\text{even}} Z_{\text{even}} - t_{\text{odd}} Z_{\text{odd}})$$

$$C = \frac{1}{2} \left(\frac{t_{\text{odd}}}{Z_{\text{odd}}} - \frac{t_{\text{even}}}{Z_{\text{even}}} \right)$$

3-Line Symmetrical Coupled Line Model



$$Z = Z_{\text{even}}$$

$$Z_m = \frac{2Z_{\text{odd}}Z_{\text{even}}}{Z_{\text{even}} + Z_{\text{odd}}}$$

Note: $Z_0 = \sqrt{Z_{\text{odd}}Z_{\text{even}}}$


! assume: $t_{\text{odd}} = t_{\text{even}}$!

Alternatively, for differential lines: $t_{\text{mutual}} = t_{\text{odd}}$

Differential Line Modeling


- **Short interconnect**

- use lumped-coupled model



- **Long interconnect**


- split lines in multiple segments



- **Longer yet interconnect**

- symmetric distributed coupled line model

Can you ignore interconnect effects?




Practical rule of “short” or “lumped” (RLC) interconnect

$$t_{rise} > t_{prop\ delay} \cdot 6$$


Propagation delay

- Time required for signal to propagate through interconnect
- Dependent on velocity and interconnect length
- Examples:
 - prop. delay in vacuum: $1/c_{\text{light}}=1$ ns/foot (velocity $3 \cdot 10^8$ m/sec)
 - propagation delay per length in FR4: 150ps/inch



Reflections in Interconnects


- Interconnects are transmission lines
- Impedance is the measure of *transmission properties* of interconnects
- In *any transmission media*, at the impedance discontinuity part of the energy is reflected back



Reflection coefficient:
$$\Gamma = \frac{V_{\text{reflected}}}{V_{\text{incident}}} = \frac{Z_2 - Z_1}{Z_2 + Z_1}$$

Crosstalk

- Energy coupling between adjacent lines
- Forward (far-end) and backward (near-end)
- Sum of capacitive and inductive



Losses

- Skin effect losses

$$R_s = \frac{g}{P} \sqrt{\frac{\mathbf{p} \cdot \mathbf{m}}{\mathbf{s}}} \cdot \sqrt{f} \quad \Omega/\text{inch}$$


Example (copper):

$$R = \frac{g}{P} \cdot 3.07 \cdot 10^{-7} \cdot \sqrt{f} \quad \Omega/\text{inch}$$

- Dielectric Losses

$$G = g_d \cdot 2 \cdot \mathbf{p} \cdot f \cdot \mathbf{e} \cdot \mathbf{tand}$$

Ground Bounce, or Simultaneous Switching Noise (SSN)



- **SSN cause: inductance between IC, package and PCB ground**
- **SSN factors:**
 - signal rise time
 - number of simultaneously switching buffers
 - package inductance
 - load capacitance

Rise time degradation

$$t_{\text{interconnect}} = \frac{0.35}{BW_{\text{interconnect}}}$$

$$t_{r \text{ final}} = \sqrt{t_{\text{signal}}^2 + t_{\text{interconnect}}^2}$$