Ultra-320 SCSI Compensation Techniques

Andrew Bishop
Quantum Corporation
From 99-335R0: Next Steps

- We will collect more data on different configurations:
  - heavily and lightly loaded busses
  - typical and atypical
  - point-to-point
- We will investigate:
  - can lower amplitudes be used to address large chip power requirements?
  - how bad will common-mode degrade for large amplitudes?
  - would receiver compensation work?
  - how much capacitance will be added by larger drivers?
    - how much capacitance is acceptable?
    - could we use a different terminator scheme?
Part I: Pre-compensation with XTALK
Objectives

- Further investigate write pre-compensation for Ultra-320.
- Estimate amplitude and timing factors to define eye mask:
  - Clocking;
  - De-skew.
- Measure the signal degradations to find eye opening with ISI and reflections for typical configurations:
  - Amplitude noise;
  - Timing shift;
  - Miscellaneous noise.
- Measure the signal degradations with XTALK as well.
- How much does pre-comp aid reception:
  - Setup margin;
  - Amplitude margin.
## Estimated Ultra-320 Error Sources

<table>
<thead>
<tr>
<th>Source</th>
<th>(SPI-3: Tab)</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Random amplitude (0-to-pk)</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Terminator voltage mismatch</td>
<td>Tab20</td>
<td>13mV</td>
</tr>
<tr>
<td>Terminator resistance mismatch</td>
<td>Tab20</td>
<td>5mV</td>
</tr>
<tr>
<td>Driver error</td>
<td>TabA2</td>
<td>40mV</td>
</tr>
<tr>
<td>Receiver comparator</td>
<td>TabA5</td>
<td>30mV</td>
</tr>
<tr>
<td>Root sum squares of random amplitude</td>
<td></td>
<td>52mV</td>
</tr>
<tr>
<td><strong>Deterministic Amplitude (0-to-pk)</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cable + back-plane resistance</td>
<td>(cable spec + meas)</td>
<td>28mV</td>
</tr>
<tr>
<td>Comparator overdrive requirement</td>
<td>Fig48</td>
<td>70mV</td>
</tr>
<tr>
<td><strong>Total amplitude 0-to-pk factors:</strong></td>
<td></td>
<td>150mV</td>
</tr>
<tr>
<td><strong>Timing factors (0-to-pk)</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Low Vt vs substrate noise</td>
<td>99-261r1</td>
<td>100ps</td>
</tr>
<tr>
<td>Receiver clock jitter</td>
<td>99-261r1</td>
<td>125ps</td>
</tr>
<tr>
<td>Residual de-skew</td>
<td>99-261r1</td>
<td>125ps</td>
</tr>
<tr>
<td>De-skew stability</td>
<td>temperature</td>
<td>100ps</td>
</tr>
<tr>
<td>Input slew rate dependent skew</td>
<td>99-261r1</td>
<td>100ps</td>
</tr>
<tr>
<td>Receiver amp dependent delay</td>
<td>99-261r1</td>
<td>150ps</td>
</tr>
<tr>
<td>Receiver FF rise/fall prop delay difference</td>
<td></td>
<td>300ps</td>
</tr>
<tr>
<td><strong>Total 0-to-pk timing factors:</strong></td>
<td></td>
<td>1.0ns</td>
</tr>
</tbody>
</table>

These are the error sources that are not accounted for by our test setup as well as those in the SPI-3 budget. 0-to-pk values converted from pk-to-pk numbers by a factor of 1/2.

* refer to diagram on next page.
Dynamic Receiver Characteristics

Typical U-160 Receiver Amplitude Dependent Delay

Data to CLK Skew versus Overdrive

Need to improve this by a factor of 2 for U-320

Overdrive by 200mV results in -120ps of skew

Underdrive by 200mV results in 270ps of skew

Delta Data overdrive vs CLK drive (mV)

Data to CLK skew (ps)
Error sources are used to define range over which receiver characteristic may typically vary from the ideal sample point. I.e. actual sample point may lie anywhere within dashed box defined by 2 x 0-to-pk height and 2 x 0-to-pk width of errors.

Amplitude error sources define height & Timing error sources define width.

E.g. set-up time margin is measured as distance from eye diagram waveform to box.

Mirror top/bottom waveforms and box to first quadrant to visualize margin.

Only concerned with set-up time in this presentation.
Margin is distance from box

Set-up time vs amplitude

- Mirror Box and waveform inside edge to 1st quadrant of Cartesian plane
- 1.0ns = width
- 150mV = height
- Inside edge of eye diagram waveforms

Amplitude & timing errors for receiver

Eye Opening Amplitude (mV)

Set-up time (ns)

0 1 2 3 4
• 10 meter, Madison 28AWG† round shielded cable, plus 6-slot back-plane.

• Waveforms captured @ 4Gs/s:
  • no pre-comp: $\Delta A = 0.0$ (refer to 99-335R0)
  • amplitude pre-comp: $\Delta A = 0.8$

† Supplied by Amphenol
• 2.25 meter, Hitachi 32AWG twisted-flat cable†, plus 6-slot back-plane.

• Waveforms captured @ 4Gs/s:
  - no pre-comp: $\Delta A = 0.0$ (refer to 99-335R0)
  - amplitude pre-comp: $\Delta A = 0.8$

†supplied by Hitachi & Circuit Assembly
Test #1: ISI + reflections

50 Ω random data source*

Termination 100Ω, located at end of backplane

receiver board identification:
-bpN are on the back-plane
-bdN are on connectors along cable

* TEK 2041

All other lines are idle
Config 1: No comp on ISI + reflect

Config 1: Long cable + back-plane
Config 2: No comp on ISI + reflect

Config2: Short cable + back-plane
Config 1 Pre-comp on ISI + reflect

Config1: Long cable + back-plane
Config 2 Pre-comp on ISI + reflect

Config2: Short cable + back-plane
Config 1 Set-up time: ISI + reflect

Amplitude & timing errors for receiver

150mV

1.0ns

Config1: Long cable + back-plane
Config 2 Set-up time: ISI + reflect

Set-up time vs amplitude: bp1

Amplitude & timing errors for receiver

Config2: Short cable + back-plane
Test #2: XTALK + ISI + reflections

50 Ω aggressor
XTALK source 1 †

Db(P1)

50 Ω random
data source*

Db(0)

Db(1)

50 Ω aggressor
XTALK source 2 †

receiver board identification:
-XT8bd1 to XT8bd9 are on ribbon cable,
-XT8bp1 to XT8bp6 or XT8bp10 to XT8bp15 are on the back-plane

Db1+
Db1−
Db0+
Db0−
DbP1+
DbP1−

Termination
100Ω, located
at end of
back-plane

Perfect terminators

Differential probe on victim

Db

IC

Perfect terminators

* TEK 2041
† HP81130A
Config 1: No comp on Xtalk ISI reflect

Config 1: Long cable + back-plane
Config 2 No comp on Xtalk ISI reflect

Config2: Short cable + back-plane
Config 1: Pre-comp on Xtalk ISI reflect

Config1: Long cable + back-plane
Config 2 Pre-comp on Xtalk ISI reflect

Config 2: Short cable + back-plane
Amplitude & timing errors for receiver

Config 1: Long cable + back-plane
Config 2 Set-up time: Xtalk ISI reflect

Set-up time vs amplitude: XT8bp1

Eye Opening Amplitude (mV)

Amplitude & timing errors for receiver

Config 2: Short cable + back-plane
1. If XTALK is included, transmitter pre-compensation becomes untenable for long configuration:
   - no setup margin
   - no amplitude margin

2. Also, this data is optimistic:
   - Only two adjacent channels are used for our XTALK measurements,
   - In round cable adjacency relation is unknown; XTALK could be much worse,
   - Sheathed flat cable adjacency is also unknown,
   - Back-plane adjacency is another factor.

3. For short flat cable configuration pre-comp does not buy much:
   - slight improvement in set-up margin
   - no improvement in amplitude margin

4. We do not believe Pre-comp will work for Ultra-320.
Part II

Receiver Compensation Technique
• Receiver equalization overview

• Investigate receiver equalization for Ultra-320 SCSI.

• Demonstrate simulated response to measured data for different configurations.

• Compare receiver eye diagrams for Rx equalizer vs 1.8X pre-comp
  • 400mV peak transmit amplitude used for Rx equalization data
  • 400mV / 720mV transmit amplitudes for 1.8X pre-comp data
- Boost AC magnitude response of cable plant to increase amplitude of isolated pulses. Use high frequency roll-off to minimize noise.

- Need to adapt boost to varying cable conditions, using a pre-defined training pattern so that minimum amplitude response is met for all possible conditions.
Method for Calculating Equalized Eye

- Capture differential data from a cable and back-plane setup.
- Send raw data to a PC to run mathematical simulation script:
  - same data sets as earlier discussions
  - numerical adaptive equalization
  - evaluate eye diagrams

Board attached to back-plane/cable system

4G/s scope

GPIB
**Config 3 Loaded Long Cable + BP**

- Hitachi 10 meter, 32AWG twisted-flat ribbon cable†, 25cm load spacing, plus 6-slot back-plane.
- Waveforms captured @ 4Gs/s:
  - no pre-comp: \( \Delta A = 0.0 \) (refer to 99-335R0)
  - amplitude pre-comp: \( \Delta A = 0.8 \)

† supplied by Hitachi & Circuit Assembly
XT8bp1nocomp.dat with Receiver equalization

Config 1: Long cable + back-plane
Config 1 Set-up time: Xtalk ISI reflect

Config1: Long cable + back-plane

Amplitude & timing constraints for receiver

Set-up time vs amplitude: XT8bp1

Eye Opening Amplitude (mV)

0 50 100 150 200 250 300

0 1 2 3 4

Set-up time (ns)
Config 2 EQ on Xtalk ISI reflect

Config2: Short cable + back-plane
Config 2 Set-up time: Xtalk ISI reflect

Amplitude & timing constraints for receiver

Config2: Short cable + back-plane
Config 3: Loaded cable + back-plane
Config 3: Loaded cable + back-plane
Config 3: Loaded cable + back-plane
Config 3 Set-up time: Xtalk ISI reflect

Set-up time vs amplitude: XT8bd9

Amplitude & timing constraints for receiver

Config3: Loaded cable + back-plane
Part II: Summary

1. Receiver equalization boosts performance in all cases

2. More setup time

3. Performance improvements without boosting transmitted signal amplitude
   - no increase in power or transmitter output stage complexity
   - Rx Equalized Data is for a 400mV transmit level, leaving the option of higher transmit levels for improved margins if required.
   - 1.8x pre-comp transmit level is 720mV, leaving no room for improvement.

4. Implemented with a “simple adaptive analog” algorithm.

5. Adapts on a simple training pattern.

6. Optimum equalization for each bus receiver